Characterization of high-k layers as the gate dielectric for MOSFETs by Zahid, M B
j Liverpool John Moores University 
SCHOOL OF ENGINEERING 
CHARACTERMATION RI YRS 
AS TM GATE IE '' FOR MOSMS 
MOHAMMED B ZART» 
A thesis submitted in partial fulfillment of the 
requirements of Liverpool John Moores University for 
the degree of Doctor of Philosophy 
This research programme was carried out in 
collaboration with the Interuniversity Micro- 
Electronics Center (IMEC) 
DECEMBER 2006 
ACKNOWLEDGMENTS 
ACIQ OWLDGMENTS 
Here I am writing the last page of my thesis. I know that trying to explicitly 
thank everybody who helped me, directly or indirectly to accomplish this work during 
these 3 years is by far not simple. So this is the moment and the part where I would like 
to express my gratitude to everyone which was involved. 
I would like to acknowledge my supervisor, Prof. J. F. Zhang for all the help and 
continuous guidance, advice, encouragement and fruitful discussions throughout the 
project and for the opportunity he gave me to do my PhD project at Liverpool John 
Moores University and in Collaboration with Interuniversity Micro-Electronic Center 
(IMEC) in Belgium. 
I also deeply appreciate Dr. C. Z. Zhao for his advice and support throughout the 
project. Many thanks to other members of our Microelectronic research group, Mr. Mo 
Huai Chang, Mr. Y. G. Wang for their discussions during the time that I worked on my 
project at Liverpool John Moore University. 
I would like to acknowledge Prof. Guido Groeseneken for giving me the 
opportunity to carry out half of my PhD project at IMEC and my supervisor, Dr. Robin 
Degraeve, for all the help and continuous guidance and fruitful discussions throughout 
the project during my stay at IMEC. Many thanks to Florence, Thomas, Luigi, Lionel, 
Marc, Guillaume, Etienne, Bastien, Rachid, Adelina, Maria, Barry, Sahar, Christian, 
Rozbeh and Laurent. Without them, my stay at IMEC wouldn't have been so wonderful. 
Working with all of them has entirely been, and will always be, my pleasure and 
privilege. 
11 
ACKNOWLEDGMENTS 
Many thanks to Yves, Michael, Muddassar, Sabri, Mohammed, Issac, Rumbi, 
Rizwana, Lokesh, Mathiew, Reinaldo, Heera, Surita, Yasmeen for the good time and 
laugh we had together in Liverpool. 
Last but not the least, I owe deep gratitude to my parents and to all my family, 
for their love and support, for their patience with me and for the education I received 
during all these years. 
Zahid Mohammed B, 
Liverpool, December, 2006 
The best way to predict the future is to invent it. 
Alan Kay 
You have an idea today, a better tomorrow, but the best of all ... never 
Sir Robert Watson Watt 
iii 
ABSTRACT 
ABSTRACT 
As the gate oxide thickness of the Metal-Oxide-Semiconductor Field Effect 
Transistor (MOSFET) is continuously scaled down with lateral device dimensions, the 
gate leakage current during operation increases exponentially. This increase in leakage 
current raises concerns regarding power consumption and device reliability. Alternative 
dielectrics with higher dielectric constant (high-k) than that of Si02 have been searched. 
High-k layers allow the use of physically thicker gate dielectrics, so that the gate 
leakage current is controlled. The intensive world-wide research has identified the Hf- 
dielectric as the lead candidate for future CMOS technologies. However, the 
commercial application of Hf-dielectrics as the gate oxide has been held back by a 
number of issues, including process integration, low carrier mobility, and high 
instability. 
This project focuses on characterizing the defect responsible for the instability of 
Hf-dielectrics. The thesis consists of six chapters. After an introduction in Chapter 1, the 
characterization techniques used are described in Chapter 2. Two main contributions 
are: setting up the pulse transfer characteristic technique and developing a newly 
improved charge pumping technique called Variable Tcharge Tdischarge Charge Pumping 
(VT2CP). 
The research results are presented in Chapters 3,4 and 5. Chapter 3 
characterizes as-grown electron traps in HfO2/SiO2 stacks. The issues addressed include 
the impact of measurement technique on electron trapping, contribution of different 
current components to trapping, trap location, and the capture cross section and trapping 
kinetics. It is shown that the use of pulse transfer characteristic technique is essential for 
measuring electron trapping, since the traditional quasi-dc transfer characteristic is too 
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slow and the loss of charges is significant. The trap assisted tunneling and the thermally 
enhanced conduction contributes little to trapping. The trapping does not pile up at the 
interfaces and the region near to one or both ends of Hf02 has little trapping, when 
compared with the trapping in the bulk. To evaluate the electron fluency through the 
gate stack, efforts are made to estimate the trapping-induced transient gate current 
through simulation. This allows the determination of two capture cross sections: one in 
the order of 10-14cm2 and the other in the order of 10-16cm2. 
Chapter 4 concentrates on the characterization of generated electron traps and 
the time dependent dielectric breakdown (TDDB). Amplitude charge pumping and 
frequency sweep charge pumping are used to investigate the impact of gate electrodes 
and channel length on charging and discharging of the bulk defects. As channel length 
increases, it is found that bulk trapping increases and TDDB time shortens. Efforts are 
made to show that there is a quantitative correlation between the trapping and TDDB 
data. The newly improved VTZCP is used to separate trapping in the interfacial Si02 
from that in Hf02. The results show that new traps are generated in both layers and the 
generation follows a power law with similar power factors. Investigation is also carried 
out to assess the dependence of trap generation on process and deposition conditions. 
Finally, it is found that Hf-dielectric with metal gate always suffers hard-breakdown. 
In Chapter 5, attention is turned to positive charging in Hf-dielectric. It is shown 
that the use of metal gate enhances the positive charging, when stressed under a positive 
gate bias. This is explained by assuming that there is a large number of hydrogenous 
species within the metal gate or at its interface with gate dielectric. Two types of 
threshold voltage instabilities have been identified for pMOSFETs. The first one results 
in a loop in the transfer characteristics when a pulse is applied to the gate. The second 
one is caused by the generation of new positive charge. Both are enhanced by 
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nitridation. For sub-2nm Hf-dielectric, the threshold voltage instability of pMOSFETs 
can be more severe than that of nMOSFETs and it can be a limiting factor for the 
operation voltage. 
Finally, the project is summarized in Chapter 6 and the future work is discussed. 
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CHAPTER I INTRODUCTION 
U TOR WWA'v "N 
In 1947 W. Shockley, J. Bardeen and W. H. Brattain invented the bipolar 
transistor at Bell Laboratories, Murray Hill, New Jersey. The invention of the transistor, 
a solid-state amplifier, resulted in great efforts in the field of semiconductor devices. 
The integration of semiconductor devices on a single chip was one of the consequences 
of the combined efforts. J. Kilby at Texas Instruments first demonstrated the concept of 
Integrated Circuits (IC) in 1959. 
This concept together with the fabrication of the first Metal Oxide 
Semiconductor Field Effect Transistor (MOSFET) by D. Kahng and M. M. Attala in 
1960 provided the basis for the evolution of the microelectronics industry. Lilienfeld 
and Heil already proposed the principle of a surface field effect transistor in the early 
1930's. The experimental verification of the surface field effect, however, could not be 
demonstrated for more than 30 years. As an interesting fact, the basic MOSFET 
structure and the principle of the operation, however, did not change. 
In 1960s, Gordon Moore predicted that the number of transistors per chip wills 
double every 18-24 months. Since then, most of the research efforts have been spent on 
solving problems occurred when down-scaling the transistor sizes. Today, 90nm CMOS 
technology has been widely available and chips can have tens of millions of transistors. 
Although roadmap has been proposed to downscaling devices further in the foreseeable 
future, this will not be as straightforward as it was in the past. The difficulties 
encountered by the industry are summarized in the next section 
.. l Is ' if..:; ' : 1.: '¬. #.: i' t'. .3 
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They may be roughly divided into two groups: 
Problems due to a reduction in gate oxide thickness: As the channel length 
shrinks, the gate oxide thickness must be reduced as well, to maintain the gate control. 
For the 90nm CMOS technology, the gate oxide has become as thin as 1.5nm. This 
leads to many difficulties, as listed below: 
The oxide reliability: Time-Dependent Dielectric Breakdown (TDDB) is 
strongly dependent on the oxide thickness, as the operation voltage reduces for smaller 
MOSFETs, it is at a slower rate than the decrease of oxide thickness. This leads to an 
increase of oxide field strength and TDDB is a crucial issue for the current CMOS 
industry. 
Hot-carrier effects in silicon: the avalanche multiplication, bombardment of 
SiON/Si interface, and hot-carrier injection into the oxide. 
The mobility reduction: due to the high field perpendicular to the interface and 
defect creation. This leads to the degradation of the driving capabilities of the devices 
and the speed of the circuits. 
When a MOSFET is in its off-state: the voltage drop between the gate and the 
drain over the thin gate dielectric gives rise a high field. This can cause electron 
tunneling from the valence band into the conduction band of silicon and form the gate- 
induced drain leakage current (GIDL). 
Power consumption: because of the leakage current by tunneling through the 
gate oxide. For thin SiON, direct tunneling substantially increases the leakage current. 
- ;.. s : 16 
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Problems related to a reduction of channel length and doping: The 
downscaling of channel length leads to a number of short channel effects, as described 
below: 
The drain-induced-barrier-lowering (DIBL) effect: When a MOSFET is in its 
off-state, the bias applied on the drain can increasingly influence the source/body 
junction for smaller channel length. This lowers the potential barrier at the source/body 
junction and increases the leakage current. The threshold voltage reduction due to the 
charge-sharing effect. 
The punch-through effect and the parasitic bipolar-transistor action (between 
source, bulk and drain): With reducing effective channel length the breakdown voltage 
reduces because the diffusion length of the minority carriers does not scale down. 
Threshold voltage variations: Statistical variations increase with reduction of 
dimensions; we have to take care of the spatial tolerances and the variations in the 
dopant concentration. 
The errors caused by ionized irradiation: With shrinking dimensions the total 
charge in devices reduces with a square law. Under some critical charge the error 
probability due to ionized irradiation increases rapidly. The ionization can be produced 
by the a-particles from the chip-package or by the cosmic rays. 
In addition, other important issues include polysilicon gate depletion, increasing 
resistances of the contacts and the interconnection lines, the isolation between the 
devices and between the devices and the substrate, as well as the latchup effect in 
CMOS circuits. 
L2 17 
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L REQ `M "KCATE DR 
From the problems listed in the previous section, the primary aim of introducing 
high-k gate dielectrics is to reduce the leakage current. The main factors that determine 
the leakage current through an insulator are the barrier height and the physical thickness 
of the layer. To obtain low leakage currents in high-k dielectrics barrier heights of 1.5 
eV or higher combined with a significantly higher dielectric constant compared to Si02 
are required. Theoretical calculations and experimental data show that significant 
benefit in gate leakage can be obtained for high-k dielectrics like A1203, Zr02 and Hf02. 
Fixed charge and threshold voltage control are another important aspect when 
considering high-k gate dielectrics. For a standard CMOS process, n-and p- degenerated 
poly-Si gate electrodes with work functions of 4 eV and 5 eV are used to control the 
threshold voltage, VT, respectively. In MOS devices with high-k dielectrics and poly-Si 
electrodes VT is often found to deviate significantly from the values measured in 
devices with a Si02 control oxide. The observed VT shifts are commonly attributed to 
fixed charge in the dielectric either located at the interface or distributed throughout the 
film. In order to control VT a low fixed charge (<1011cm-2) is of importance. 
Achieving high carrier mobility is considered to be essential. Again, Si02 
devices serve as a baseline for devices with high-k materials. From literature it is known 
that most high-k devices suffer from severe mobility degradation. The cause for the 
degradation is still under debate. Scattering due to fixed charge in the dielectric or 
remote phonon scattering are proposed as origin for the mobility reduction. The 
experimental verification of the origin of the low carrier mobility, however, is still 
missing. In any case, control of fixed charge and understanding of the impact of remote 
phonons are essential for improving the carrier mobility in high-k devices. 
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Finally, reliability is considered as a further challenge for high-k materials. 
Initial experiments suggest that high gate reliability may be obtainable with these 
materials. However, detailed studies are required to investigate the impact of the atomic 
structure (amorphous versus crystalline), the interfacial layer, the stress polarity and the 
gate electrode on the reliability. Early learning is important to understand the reliability 
limitations of high-k gate dielectrics, which is the objective of this project. 
IA ` MUMM 
CHAPTER 2 INTRODUCES THE DIFFERENT TECHNIQUES To CHARACTERIZE 
HIGH-K DIELECTRICS: 
Some techniques used for classical Si02-based dielectrics can also be applied to 
high-k dielectrics. However, due to the specific properties of high-k layers, dedicated 
measurement methodologies have been introduced recently. Early in the development of 
high-k gate stacks it was found that they suffer from rather large DC hysteresis and 
threshold voltage instability effects [YoungC051. Indeed, it was found that, when 
combined with a poly-Si gate, the dielectric stack exhibits a defect band of bulk traps 
that can very efficiently trap electrons. This causes hysteresis in the C-V curve and 
transistor characteristics. Furthermore, the charge trapping also affects the extraction of 
important transistor parameters like transconductance, mobility, and threshold voltage. 
In this project, various measurement methods, such as Pulsed ID-VG, Charge 
Pumping (CP), and Time Dependent Dielectric Breakdown (TDDB) will be modified 
and used to study these defects and VT-instabilities. The details will be given in chapter 
2. 
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CHAPTER 3 CHARACTERIZES AS GROWN ELECTRON TRAPS: 
When SiON is replace by Hf02, the presence of as-grown electron traps 
becomes important as they can induce threshold voltage instability by electron trapping, 
reduce electron mobility through coulombic scattering [Groes04], [Degra04] and 
resulting in early breakdown by forming conduction path and reduce the yield 
substantially [Groes04], [Degra041 [Degra03]. In this chapter as grown electron traps 
are systematically studied. Their properties and dynamic behaviour in Hf02/SiO2 stacks 
are carefully analyzed, based on the measurements techniques given in Chapter 2. 
After selecting test conditions to ensure that the energy level of filling electrons 
was above the energy level of traps and measurement time was sufficiently fast that 
detrapping is negligible and using samples with a progressive reduction of Hf02 
thickness, it is ruled out that the traps are piled up at the Hf02/SiO2 interface. A uniform 
distribution throughout Hf02 layer does not agree with the test data, either. The results 
support that there are trapping-free regions around 1.3-1.8nm near to either H102/SiO2 
or gate/Hf02 
The determination of trap capture cross section is carried out by evaluating the 
gate current and the electron fluency for filling the trap. This is achieved by a numerical 
simulation to estimate the trapping-induced transient gate current following the 
application of a pulse to the gate. It is found that trapping can reduce the gate current by 
two orders of magnitude and the gate current can drop substantially within 
microseconds. The results show the presence of two distinctive capture cross sections in 
the order of 10"14cm2 and 10"16cm2, respectively, which most likely originate from two 
different types of as-grown electron traps in Hf02. These capture cross sections are 
insensitive to fabrication and processing techniques. 
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CHAPTER 4 INVESTIGATES THE GENERATION OF ELECTRON TRAPS AND TIME 
DEPENDENT DIELECTRIC BREAKDOWN (TDDB): 
Charge pumping techniques introduce in chapter 2 will be used to investigate the 
generation of electron traps in Si021HfO2 stacks. Specifically, the variable frequency 
charge pumping will be used to investigate the bulk trap density on both fresh and 
degraded device with different gate electrodes and an investigation on why time-to 
breakdown (tBD) depends on the channel length will be given. The variable tcharge teischarge 
charge pumping (VTZCP) is found to be more suitable than the variable frequency 
charge pumping to investigate the states in the interfacial layer and the bulk states at 
very low frequency (-90 Hz). It is able to clearly separate the traps in the interfacial 
Si02 from the traps in the H102 and observe the creation of new traps in both 
constituent layers. During degradation at a constant positive voltage, the increase of 
traps, both in the Si02 as well as in the HIDZ, follows a power law behavior as a 
function of time with an exponent -0.32-0.34. The voltage acceleration of creation of 
HID2 traps matches that of the TDDB 
The VT2CP will be used to compare traps in high-k layers of different Hf02 
thickness, different % Hf in HfSiO, various Post Deposition Anneal (PDA), and 
different plasma and thermal nitridation. 
Furthermore, TDDB tests are carried out. TDDB shows that when poly-Si gate is 
replaced with a metal gate, and TDDB lifetime is consistently limited by an abrupt large 
current increase of several hundred µA. The occurrence of those large Al is a potential 
limitation for the reliability of metal gate devices. 
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CHAPTER 5 FOCUSES ON POSITIVE CHARGE GENERATION AND VTH 
INSTABILITIES ON NMOSFETS AND PMOSFETS 
The use of metal gates removes gate depletion, allows aggressive downscaling 
of equivalent oxide thickness. In this chapter it is demonstrated that changing poly-si 
gate to metal gate (TaN) affects the positive charge formation in Ht02/SiO2 stacks. 
Under positive gate bias stresses, the results show that positive charge formation in 
metal-gated samples is significantly higher than in poly-si gated samples. However, 
positive charge formation is similar in these two types of samples, when stressed under 
negative gate bias. The results are explained by assuming that there are more 
hydrogenous species at the metal/dielectric interface and the hydrogen release from the 
anode dominates the positive charge formation. The behaviour of positive charges in the 
stack is also compared with that in a single Si02 layer. When compared with 
nMOSFETs, the V- instability of pMOSFETs using Hf-silicates for sub-2nm nitrided 
layer is shown to be insensitive to measurement time, does not saturate as stress voltage 
increases and is not controlled by carrier fluency. Impacts of different process 
conditions, such as plasma nitridation, thermal nitridation, Hf02 thickness and Hf 
content, is carried out. The results show that NH3 nitridation can give more VTH 
instability for pMOSFETS than nMOSFETs with high Hf-content (80%) but similar or 
less with 50% Hf-content and can reduce the operation voltage by IV. Also it is shown 
that nitridation introduces two different types of defects, resulting in two types of 
instabilities with distinctive characteristics. 
CHAPTER 6 CONCLUDES THE NEW FINDINGS AND DISCUSSES THE FUTURE WORK. 
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CHAPTER 2 CHARACTERIZATION TECHNIQUES 
FOR, HIGH-K DIELECTRICS 
Charge trapping in conventional Si02 gate dielectrics is commonly studied using 
either hysteresis measurements or 'stress and sense' techniques. In the past, the same 
methodology was also been applied to study charge trapping in high-k dielectrics. In a 
recent study it has been demonstrated that transient charging effects in high-k materials 
(e. g. Hf02) make a reliable assessment of the charge trapping more complicated than in 
Si02. Therefore fast measurement techniques have been developed to capture the fast 
transient effects previously not reported. [Ker04], [Ker031, [Cart04J, [Gus04]. In this 
chapter, different techniques used for the characterization of high-k dielectrics will be 
described. In this chapter we will discuss on the different techniques available for the 
characterization of high-k dielectrics. Conventional, pulsed and advanced techniques 
will be described also the test condition to calculate the capture cross section will be 
given. 
tc NrM. 
In a conventional hysteresis measurement a quasi DC ramp is applied to the 
MOS device using ramp rates ranging from 0.1 V/s to I OV/s. Charge trapping is 
monitored either using the ID-VG or the Capacitance-Voltage characteristic. In both 
cases, when charge trapping / detrapping is present, the initial trace will deviate from 
the final trace due to build up or loss of charges. Fast transient effects, however, are not 
captured by the conventional hysteresis measurement due to the inherently slow ramp 
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rates. A schematic drawing of the gate voltage during a hysteresis measurement is 
shown in Fig. 2.1. [Ker041, [Ker031, [Cart04], [Gus04] 
u. 1 c* v 
The C-V hysteresis measurement provides a fast screening method with respect 
to instabilities in MOS devices. Additional information on the voltage dependence of 
the instability can be obtained when the conventional hysteresis measurement is 
extended using a bias sequence as shown in Fig. 2.1. Furthermore, the use of multiple 
traces should also allow to address the reversibility of the observed effects. [Cart041, 
[Gus04j 
VG-higý__ý 
VG 
lair . 
VG 
----------------------- 
time 
Fig. 2.1 Schematic drawing of the gate bias during a hysteresis measurement applied to n-channel 
MOSFETs. An appropriate negative gate bias (V6 -low) is chosen to allow for complete 
discharging, whereas the high level of the gate bias (VG -high) is continuously increased to monitor 
charge trapping in inversion [Ker03J, [CartO41 
Previous works shows [Ker031, [Cart041 when the gate bias is swept from 
negative to positive identical C-V traces are obtained. From this it could be concluded 
that the gate stack does not suffer from instability. However, when the sweep direction 
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is reversed from positive to negative the instability become evident depending on the 
maximum gate bias, C-V shifts of - 100mV and more can easily be measured. When 
the device is swept further into accumulation (negative gate bias) the C-V trace merge 
again indicating that the instability completely recovers. The major drawback of the C- 
V hysteresis or the multiple C-V trace technique is the poor control over the amount of 
injected charge during such an experiment. Therefore the magnitude of the measured 
instability can significantly vary depending on the ramp rates of the sweep. 
ý. j ýý 
A complementary technique to the C-V hysteresis measurement is the use of 
multiple ID-VG traces on MOSFETs. Again sequences of sweeps are taken starting from 
accumulation, a negative bias for n-channel devices or a positive gate bias for p-channel 
devices, and sweeping the MOSFET towards inversion successively increasing the 
maximum voltage. In this case the transfer characteristic is used to monitor the 
instability as shown in Fig. 2.2. 
Using this technique a shift of -100mV and more in the ID-VG characteristic can 
easily be detected depending on the maximum positive gate bias applied to the gate. The 
use of the linear ID-VG characteristic to monitor the instability also allows to study the 
recovery during the down ramp of the sweep. When going to large positive gate biases, 
where larger shifts are observed, a stretch-out on the reverse trace is evident. This 
indicates that a fraction of the instability already dynamically recovers when the high 
gate bias is reduced. 
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200 - 
150 - 
100 
Sequence: 
- [-1V, 1V[ 
--6-- [1 V, -1V[ 
- ["1 V, 1.5V[ 
- [-1V, 1.75VJ 
-, ý (1.75V, -1VI 
[-1V, 2V] 
$-12V, -1VI 
- I-IV, 2.5V) 
-- j2.5V, -1VJ 
(up traces identical) 
50 
ý 0 
Up traces 
l/f/I 
Down traces 
IMEC clean, 
4nm Hf02 Poly-Si NFET 
W=10 pm L=1im 
Vd = ON 
1 -0.5 0 0.5 V9 M11.5 
2 2.5 
Fig. 2.2 ID-V(; sweeps sequence from accumulation to inversion using conventional technique to 
monitor instability for n-channel MOSFET. A large shift could be observed when sweep to high 
voltage. 
The use of the conventional ID-VG characteristic limits the monitoring capability 
to the operation mode of the MOS transistor, which is anyway the focus of interest from 
application point of view. In the case of ID-VG instabilities, when applying a sufficient 
negative gate bias complete recovery are also obtained. [Cart03] 
U. ý ý m» 
A further procedure, which was used extensively in the literature to study the 
instabilities in conventional Si02 based gate dielectrics, is known as "stress and sense" 
method. 
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VG 
VsrnEss 
Final 
sense 
time 
Fig. 2.3 Schematic drawing of a "stress and sense" experiment. The stress applied to the device is 
periodically interrupted to sense the charge state by comparing the VFB or VT to the initial trace. 
In this case, first an initial sense measurement is carried out prior to stressing the 
devices. The stress is then interrupted periodically and a sense measurement is 
performed. A schematic drawing of the bias sequence in the conventional stress and 
sense procedure is shown in Fig. 2.3. [ZhaoY] 
The instability of the device is extracted by comparing the sense measurement 
after stress with the initial device characteristic. Predictions to operation conditions are 
usually made when combining the time dependence with the voltage dependence of the 
instability. One of the known issues of the "stress and sense" procedure is the inherent 
time delay between stressing and sensing. In case some recovery of the instability 
occurs at time periods of the order of -10 to 100 ms this procedure will not capture its 
full extent. Furthermore, the selection of the sense condition requires special attention. 
In any case, the use of this procedure will help to understand the stability of MOSFETs 
with high-k gate dielectrics. 
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As briefly mentioned in the previous section due to the presence of fast recovery 
of the instabilities measurement techniques significantly faster than the semiconductor 
parameter analyzers are required for a correct quantification. Therefore, alternative 
techniques were introduced which will be discussed in the following section and some 
of them will be extensively applied to high-k gate stacks in this project. 
u, V 
The pulsed C-V technique is similar to the quasi-static C-V measurement using a 
linear voltage ramp [Nico82]. A linear voltage ramp is applied to the Device Under Test 
(DUT) while the capacitor displacement current is recorded using a current meter. The 
CV characteristic can be readily obtained from the voltage and current values, as it will 
be explained further below. 
In conventional quasi-static measurement often the DUT consists of an MOS 
capacitor that has no means to provide minority carriers. As a consequence, non- 
equilibrium carrier concentrations can exist within the device for time spans well above 
100µs. Therefore, typical quasi-static CV measurements use a voltage ramp rate well 
below 1 V/s. The pulsed CV technique employs DUTs that feature a pn-junction at the 
perimeter of the gate electrode to provide minority carriers. Hence, fast ramp rates of 
1kV/s and above can employed without pulling the MOS capacitor out of equilibrium. 
The resulting CV characteristic is identical to that obtained from a conventional high- 
frequency CV measurement. 
The pulsed CV technique has been used by Weinberg and Fischetti [Wein86] in 
a study of the Si02- induced substrate current in field-effect transistors. A fast ramp rate 
in the order of 1kV/s has been used to capture VFB shifts immediately after application 
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of stress pulse. A similar set-up has been used by Agarwal et al. [Agar021 to study 
charge transport, however using a slow ramp rate below 1 V/s. 
FET 
IN" 
VIN cu Cl- 
0 
ä 
10 vouT ýj 
Fig. 2.4 Schematic setup used to obtain pulsed C-V characteristics. The voltage pulse applied to the 
source, drain and substrate (VAN) is recorded using a digital oscilloscope together with the output 
voltage (Vom of the current-voltage amplifier. %Ker03AJ 
In this pulsed CV technique (Fig. 2.4) the ramp rates can vary from - 0.1 V/s to 
>10 kV/s and as a result the corresponding displacement current is several orders of 
magnitude higher than in the conventional quasi static C-V measurement. The 
displacement current is converted into a voltage trace using a current-voltage amplifier 
and recorded with a digital oscilloscope. The voltage ramp with fixed ramp rate is 
provided at the edges of a pulse. From the voltage trace the C-V characteristic can be 
extracted using the equation 2.1 [Ker03A] 
C(v i= 
VOUT 
- VOFFSET 
J ZAMP. dV/dt (2. i) 
Where dV/dt is the voltage ramp, VOFFSET is the offset voltage of the current- 
voltage amplifier and ZAMP the current-voltage gain. The input (VIN) and output (VouT) 
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voltage correspond to the terminals of the circuit as illustrated in the schematic 
measurement setup shown in Fig. 2.4. 
"W2 IPWANd wwý 
The pulsed ID-VG measurement technique uses a pulse generator to provide a 
pulse with sloped edges. During the pulse edge, the current that flows through the 
transistor is monitored. Using a sampling oscilloscope, both the pulse bias and transistor 
current are recorded, which allows for the determination of the ID-'VG characteristics. 
The technique allows for determination of the VT immediately after application of a 
pulse by capturing the ID-VG during the returning edge of the stress pulse. This short 
read delay time is essential for determining the fast initial charge loss in charge trapping 
devices. Details of the instruments and technical overview is given in the section 
2.7. The set-up for pulsed ID-VG measurements is obtained by a slight modification of 
the set-up for pulsed CV. Figure 2.5 shows the schematic of the set up and Figure 2.6 
the VG-t and VD-t traces recorded by the oscilloscope. 
The major advantage of this technique over the pulsed C-V method is the 
reduced sensitivity to the parasitic gate leakage current. Unless the ID-VG characteristic 
is distorted by the leakage current, this procedure can be used to monitor VT shifts in the 
gs time range. [Ker03], [Cart041 
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VD a 
0 
VG 
Fig. 2.5 Schematic of setup used for pulsed ID-VG measurements. The FET is used in an inverter 
circuit with a resistive load (R1). From the voltage - time traces (VG (t), VD (t)) the 
ID VG 
characteristic is extracted 
10 
5 
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Fig. 2.6 The V6-t and VD-t traces recorded by the oscilloscope. 
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In the setup in Fig 2.5, the MOSFET is used in an inverter circuit with a resistive 
load (RL). A small DC bias is applied to the resistor, which acts together with the 
channel resistor as a voltage divider. The ID-VG characteristic is obtained by applying a 
trapezoidal (triangular) pulse to the gate and recording the drain voltage using a digital 
oscilloscope as shown in Fig 2.6. From the measured voltage traces the ID-VG 
characteristic can be constructed using the Eq. 2.2 
100mV 100mV - VD ID = VD RL 
(2.2) 
where VD is the measured drain voltage and RL the resistive load of the inverter 
[Ker031. Due to the use of a voltage divider the drain voltage dynamically changes 
during the measurement. However, this effect can simply be eliminated by normalizing 
the extracted drain current to a constant drain voltage, which is given by the term 
100mVND in Eq. 2.2. 
Metax OX 8 050 
50uOlM . .' 1!? ýý (7ýIhr: O 
RL Variable Pcsis. cý. cN1 Ch2 Res33tor 
ýatiýry, ýýnp y EId NM0S 
0 1.2 V' 
Vq "R'ell cl; loü u* 
ýrariatýiý 
ReSis of. 
Hgllent 1lrJ"". rý. rU 
u ce Generator 
lH2.5V 
Fig. 2.7 Schematic drawing of measurement setup used for pulsed Io-VG experiment in the ps 
range slightly different to the one presented in literature and in Fig. 2.5. 
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It is noted that this normalization is only correct, when the MOSFET is operated 
in the linear regime, which limits the range for the DC bias applied to the resistor 
[Ker03B], [Cart041. The derivation of Eq. (2.2) is given in section 2.3.1. When 
replacing the resistor with a current-voltage amplifier connected to the source terminal 
this problem can be circumvented and a constant bias can directly be applied to the 
drain terminal of the device. 
In the work presented in chapters 3 and 5, the pulsed ID--VG was modified to the 
schematic setup shown in Fig. 2.7 by adding a voltage divider to apply a small DC bias 
(100mV) to the drain instead of using a power supply. This change is explained in more 
details in section 2.6. 
ý IFU»MNLU f MQM 
W --N m": 
For the conventional DC measurement, the drain bias, VD, is fixed at the supply 
voltage, VD-VDD" The ID equation is: 
ID _ 
CoxL nw 
[(VG 
- VT 
)VDD 
2 VDD ß J- 
(VG - VT )VDD 
(2.3) 
where 
! j= COX u»W 
L 
(2.4) 
For Pulsed ID-VG, the existence of the resistor, RL, connected to the drain in 
Figs. 2.5 and 2.7 results in VD<VDD, when the MOSFET is switched on. The measured 
drain current, IE,,, is: 
VDD - VD IDm - RL 
and 
(2.5) 
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I 
Dm- 
f3(VG 
- 
VT )VD (2.6) 
To find the drain current at a VDD, the measured drain current, IDm, must be 
normalized. From Eq. (2.3), one has, 
Q(VG - VTý = 
ID 
V 
DD 
(2.7) 
Substituting Egs. (2.5) and (2.7) into the left and right hand side of Eq. (2.6), one 
can obtain, 
ID = 
VDD 
(VDD 
VD) 
(2.8) 
D 
RL 
Typically, VDD is set at IOOmV and Eq. (2.8) is the same as Eq. (2.2). 
pvAw wA 
In this section the typical test gate pulse and the resultant ID-VG will be 
presented. They are used to calculate the capture cross section in chapter 3. As 
mentioned earlier, to extract the capture cross section, detrapping should be suppressed. 
This requires using the pulsed ID-VG technique. 
Fig. 2.8a shows the typical pulse applied to the gate. A -1V was first applied for a 
sufficiently long time (-Isec) to `reset' the sample by emptying traps through 
detrapping. During the rising edge of the pulse, drain current was monitored to give the 
ID-VG curve on the left in Fig. 2.8b. Traps were filled with electrons during the period of 
`t 0, '. The negative trapped charges lead to a positive shift of the 
ID-VG during the 
falling edge of the pulse, as shown by the curve on the right in Fig. 2.8b. The trapping 
level is measured from this shift, AVG. The measurement time is within the falling 
period, tf, and their impacts on the result will be evaluated in chapter 3 section 3.4.4. 
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Electron 
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(b) 
-1 0123 
V9 (V) 
Fig. 2.8 The pulse applied to the gate (a) and the pulsed transfer characteristics (b). A -1 V was first 
applied to the gate to empty any trapped electrons. During the rising edge of the pulse, trapping is 
negligible and the corresponding ID- VG is the left curve in (b). Traps were filled during the period of 
t,, This leads to a shift of gate bias, AVo, when the ID- VG was measured again during the falling 
edge of the pulse. The delay between trap filling and measurement is less than the falling time, tp 
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130.1, C. of *e *ctm 7, 
To evaluate the capture cross section of electron traps, one must know the 
number of electrons injected from the substrate into the gate dielectric. The formulae 
used in Chapter 3, Eq. (3.1), is 
Nim Jgm x ttop/q + AVG X Cox/q. (3.1) 
There has been some confusion on whether the 2°d term should be included in 
the above formulae. In this section, details will be given on how this equation is derived. 
Since Eq. (3.1) is applicable for both a single layer and a stack of dielectrics, to 
simplify the derivation, the dielectric stack is considered as a single layer of Si02 with a 
thickness of EOT. As illustrated in Fig. 2.9. 
0 X EOT 
Fig. 2.9 A schematic illustrations of electron injection, trapping, and the relevant current 
components used for calculating electron fluency. 
If we define f(x) as the number of electrons passing through a unit area per unit 
time at a distance of `x' from the substrate/dielectric interface, the electron conservation 
equation is, 
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of ap 
ax at ' 
where p is the number of trapped electrons per unit volume. An integration 
against `x' leads to, 
f(0)= f(EOT)+E jT 
äPdx. 
0 (2.9) 
The second term on the right hand side represents the loss of electrons through 
trapping in dielectric. By definition, Ni. is related to f(O) through, 
t 
Ni. = If (O)dt. 
0 (2.10) 
The current density caused by electron flowing through the gate/dielectric 
interface, Jge, is related to f(EOT) by, 
Jge =gf'(EOT). (2.11) 
However, Jge is not the measured gate current density Jg,,,, since displacement 
current density, Jgd, caused by charge trapping, also contributes to Jgm, 
Jgm = Jge + Jgd . (2.12) 
As a result, to obtain Jge from the measured Jg,, one must evaluate Jgd. 
As shown in Fig. 2.9, within a thin layer of dielectric, Ax, the trapped 
electrons per unit area are, 
AN = pex. (2.13) 
The AN induces a positive charge of AN1 at the substrate interface and AN2 at 
the gate interface with, 
ON = ANS + ON2 . (2.14) 
The corresponding potential drop between the substrate and the layer at `x' is, 
gANlx V1 =, 
'0oEsio 2 (2.15) 
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and similarly, 
gEN2 (EOT - x) V2 = 
eoesio 2 (2.16) 
Since the test is carried out with a constant voltage over the dielectric, it requires, 
VI = V2 . (2.17) 
Solving Eq. (2.14-2.17), we have, 
ON2=EOT AN 
=x p EOT 
x 
(2.18) 
Integrating Eq. (2.18), the total trapping induced positive charges on the gate is, 
EOT x 
Ng 
jf EOT 
pdx. 
(2.19) 
The displacement current is, 
Jgd =q aNg at 
a EOT x 
q at 
(j 
EOT pdx) . (2.20) 
By using Eqs. (2.11), (2.12) and (2.20), the f(EOT) can now be evaluated 
through, 
f(EOT)=q(J 
, 
Jgd) 
= 
Jam" Ex 
-a($ Pdx) 
q at 0 EOT (2.21) 
From Eq. (2.9), we have, 
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mmmý 
ax f(O)=f(EOT)+E1 at 
j 
gm 
a EOT Z EOT ap 
q at 
(1 
EOT 
pdx) +j at 
i Egm a+ 
at[ 
JT (1 
EOT 
)pj]. 
q (2.22) 
Using Eq. (2.10), the electron fluency at the substrate/dielectric interface is, 
Nim = if(O)dt 
0 
=qf Jgm dt + 
EOT I (1 
EOT 
)Pdx. 
For a fixed drain current, the trapping induced gate voltage shift is, 
EOT x 
A Vg =qf (1 -) pdx. Cox 0 EOT 
Combining Eqs. (2.23) and (2.24), we have, 
It OVgc 
Nim =-$ gm 
dt +- ox 
qo q 
(2.23) 
(2.24) 
(2.25) 
If one assumes Jgm is a constant over a period of tto,, Eq. (2.25) becomes the 
Eq. (3.1), 
Nim Jgin x tt0, /q + OVg x Ca,, /q. (3.1) 
4 AWA ftumm 
Charge pumping (CP) is a transient effect in MOS devices. It represents the 
transfer of charge from the source and drain terminals to the bulk by transient pulses at 
the terminals. A DC component of the terminal currents can be measured. In this section 
conventional and advanced use of the charge-pumping are presented. Moreover, an 
introduction on the conventional charge pumping is given. The applicability of the 
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conventional CP combine with the Variable Frequency Charge-Pumping (VFCP) is 
introduced. Finally we develop the technique of the variable frequency charge pumping 
by independently controlling the pulse low and high level timings. This technique is 
called as Variable Tcharge-Tdiscl ge Charge Pumping (VT2CP). In chapter 
4, VFCP and 
VT2CP are used to analyze the degradation of MOS devices due to defect generation in 
Si02 and Hf02 layers. 
ýc.. ' ý" 
The charge-pumping effect in MOS devices has been first reported by 
J. S. Brugler and P. G. A. Jespers in 1969 [Brug69] and by A. Goetzberger and 
E. H. Nicollian [Goet70]. They have measured a DC component of the bulk current when 
periodic voltage pulses are applied to the gate in the circuit. This current was in the 
opposite direction and much larger than the leakage current of the reversely biased 
source and drain junctions. It was proportional to the pulse frequency and the gate area. 
This current is called the charge-pumping current IMP 
Neglecting the junction leakage current, the DC component of the bulk current is 
caused by two effects (for n-channel MOSFETs): 
1. By varying the gate pulse sufficiently so that the condition at the interface 
changes from inversion to accumulation, traps at the interface (and some bulk traps) are 
successively filled by electrons and holes. This produces a positive net bulk hole current 
and a negative net source/drain electron current. The effect originates due to the longer 
emission times for traps compared to the duration of the gate-pulse rise and fall times. 
The charge-pumping current due to this effect contains information on the traps in 
MOSFETs. 
2. For slow turn-off of MOSFETs (long fall time of the gate pulse) electrons in 
the channel have sufficient time to arrive at the source and drain junctions. The 
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inversion layer vanishes before the accumulation occurs at the interface. However, for 
fast turn-off, when the fall time of the gate pulse is shorter than the time necessary to 
remove the inversion layer, a significant amount of electrons remain at the interface 
when the hole accumulation takes place. These electrons are either recombined by holes 
or transferred to the bulk, which both produce a positive net bulk current of holes and 
electrons, respectively. The charge-pumping current due to this fast-switching effect 
does not contain any information on the traps in the device. 
The first effect has been extensively used in the last ten years to extract the 
amount and the distribution (in both, energy and position space) of traps in MOS 
devices. In these measurements, the second effect introduces a parasitic undesired 
component which can be removed in most cases. The reasons for an increasing 
popularity of charge pumping are its simplicity, high sensitivity, good accuracy and its 
direct applicability on small devices. 
Charge pumping is mostly applied to analyze the localized degradation after hot- 
carrier stress in MOSFETs [Shaw89], [Poor84], [Mahn88], [Maes82], [Here89], 
[Here88], [Berg92], [Ncona88]. Its ability to be performed on small devices (with real 
design dimensions) is particularly useful in studying the nonuniform degradation of 
memory MOS devices (EPROMs and EEPROMs) under working conditions [Witt87], 
[Witt87A], [Houd90], [Here88]. Uniform degradation caused by E-beam [Here88] and 
7-rays [Wach86] irradiation and by Fowler-Nordheim injection [Wach86], [Here88], 
[ChenW92], has been studied by the charge pumping as well. A particular problem is to 
study traps in SOI devices, where both, front and back interface play an important role 
in determining the properties of those devices. 
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In this section a review of the charge-pumping techniques used to characterize 
the interface traps is given. If not explicitly said, we assume n-channel devices. 
The gate of the MOSFET is connected to a pulse generator as shown in Fig. 2.10, 
which is repeatedly switched from accumulation to inversion and vice versa, while 
keeping the source, drain and body contacts grounded or slightly reverse biased. During 
accumulation, some of the majority carriers provided by the body are trapped on 
interfaces states. During the rising edge of the gate pulse, the mobile majority carriers 
are collected rapidly from the accumulation layer by the body, and then the trapped 
majority carriers recombine with the minority carriers provided by the source and drain. 
Similarly, during the falling edge of the gate pulse, when the gate surface is pulsed from 
inversion to accumulation, the trapped minority carriers recombine with majority 
careers. 
D 
'Sub 
I- 
Fig. 2.10 Possible current contributions in a charge pumping measurement with alternative gate 
dielectrics. Beside the recombination current due to interface states (1), the gate current 
contribution (2), charging and discharging of bulk defects (3), recombination of inversion carriers 
(4) and minority carrier diffusion (5) due to electron injection from the HJ02 layer need to be 
considered ! KerO3J, /CartO4J 
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All charge-pumping techniques have one common property: they are direct 
methods to sense the interface states. In addition, they can be applied directly on small 
devices. 
In a conventional Base level CP measurement (left in Fig. 2.1 1) the amplitude of 
the gate pulse is fixed and the base level is swept from either accumulation to inversion 
or vice versa. An alternative charge pumping procedure is given when the base level of 
the pulse is kept constant and the amplitude is varied (right in Fig. 2.11). This procedure 
is called amplitude sweep charge pumping. In case of conventional gate dielectrics both 
techniques yield similar results, whereas for high-k dielectrics significant differences 
can be observed, result and experiment will shown in chapter 4 section 4.2.1. 
Base level sweep Amplitude sweep (Conventional) 
VPesk 
Ec 
Eý 
v B88@ 
lcp 
Ik 
-T-ý- -fý 
Fig. 2.11 Schematic of charge pumping measurement using the conventional base level sweep and 
an amplitude sweep. The charge pumping current (IMP) measured at the Si substrate is shown for 
comparison.! KerO3J, (CartO4J 
To understand the cause of the discrepancy between the two charges pumping 
modes we first discuss the different current contributions in a charge pumping 
measurement as illustrated in Fig. 2.10. 
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The possible current contributions in a charge pumping measurement with 
alternative gate dielectrics include the recombination current due to interface states (1), 
the gate current contribution (2), charging and discharging of bulk defects (3), 
recombination of inversion carriers (4) and minority carrier diffusion (5). The 
recombination process gives rise to a DC charge pumping current (Ice) in the body, 
which flows in the opposite direction of the normal drain and source to substrate 
leakage currents and is given by Eq. 2.26 
ICp = gfAD,. (2.26) 
where q is the electron charge, A the device area, f the frequency and DT the 
total trap density [DIT (interfaces traps density) + DOT (Bulk traps density)] 
The measured charge pumping current depends on the rise (tr) and fall (tf) time 
of the gate pulse due to thermal emission of carriers and the capture cross-section for 
electrons ae and holes ah . For the Si / Si02 interface with a uniform surface states 
density throughout the bandgap the charge pumping current follows Eq. 2.27 where 
D;, is the average interface state density, VTH the thermal velocity of the carriers, n; the 
intrinsic carrier concentration and OVG the amplitude of the gate pulse. 
ICP =2gfADit 
[ln[vthn. 
Jcah 
VFB-VT 
trtf (2.27) 
OVG 
When rise and fall times or ramp rates (V/s) are kept constant the normalized 
charge per cycle Ncp is frequency independent. 
Ice 
N cP __ qfA 
(2.28) 
Beside the contribution from recombination of interface states, gate leakage is 
known as a source of additional substrate current. Especially in ultra-thin gate 
dielectrics the contribution exponentially increases with decreasing oxide thickness. 
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Therefore, experimental procedures have been proposed which can efficiently suppress 
this effect [ChungS021. In addition to interface states, the charging and discharging of 
bulk defect states in the high-k gate dielectrics also contribute to the substrate current. 
Other than for conventional gate dielectrics this component can add significantly to the 
substrate current, due to the presence of a high trap density in the high-k material. In 
particular a strong voltage and frequency dependence is expected due to the spatial and 
energy distribution of the bulk defects. 
Furthermore, the recombination of inversion carriers with bulk majority carriers 
can also contribute to the substrate current. This effect is known in the literature as the 
geometrical component [Bosch93]. Therefore, short channel devices (< I µm) are 
commonly used for charge pumping measurements, where this effect is minimized. 
When considering the charging and discharging process during a charge pumping cycle 
in more detail, minority carriers injected from the inversion layer get emitted when 
majority carriers in the Si substrate are accumulated again. In order to contribute to the 
charge pumping current these carriers have to recombine in the substrate. However, the 
minority carriers in the Si have a certain lifetime and can diffuse back to the source and 
drain junctions. Therefore, only a fraction of the emitted carriers will effectively 
contribute to the substrate current. This effect is expected to significantly depend on the 
device geometry. 
Conventional Base Level Sweep Charge Pumping and Amplitude Charge 
Pumping are used in chapter 4 section 4.2.1 to study interface and bulk defect in Si02 / 
Hf02 with different gate electrode and different channel length. The conventional base 
level sweep with rather small amplitude is used to sense interfaces state, whereas 
amplitude sweep is applied to investigate in more details the interface and bulk defect in 
Hf02. 
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CP is commonly used to measure the substrate/dielectric interface trap density, 
but it was demonstrated in [Ker03A], [Ker02] that it can also sense traps in the Hf02 
defect band. By varying the CP frequency we can sense different fractions of the trap 
density [Degra031. At high frequency (i. e. MHz Fig 2.12), only Si/Si02 interface trap 
are pumped, but at lower frequency (i. e. kHz, Fig 2.12 ) traps deeper in the stack can 
also respond to the signal. 
high frequency (^- MHz) 
,ý low frequency (- kHz) 
Fig. 2.12 Band diagram showing that high frequency only SaiO2 interface trap are pumped, but at 
lower frequency traps deeper in the stack can also respond to the signal 
Therefore, if the trap density sensed at high frequency is subtracted from the trap 
density measured at low frequency, a measure for the bulk trap density, "DEIFO", is 
obtained and this quantity is a measure of the bulk Hf02 trap density. The measurement 
sequence is described in detail in Fig. 2.13 and 2.14 and used in chapter 4 section 4.3.1 
to investigate the channel length dependent time to breakdown. 
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I tý, o I 
tr tf 00 
£1= I /Ti 
Where T is the period, f the frequency and i the 
base level sweep cycle from inversion to 
fý accumulation. 
tnlgnl - 
16 
tr 
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Fig. 2.13 Variable frequency sweep pulse cycle measurement. A pulse with a fix duty cycle of 50 % is 
applied at the gate for a base level sweeping from inversion to accumulation and the Icg,,, is taken, 
then the frequency is increased while the duty cycle is kept 50% and new base level sweep is taken. A 
full measurement sequence is shown in the flow diagram Fig. 2.14 
Input parameters: 1=O 
of start 
"fstop 1 go = fstart 
Stop f5 fstop 
NO 
YES 
CP base level sweep 
ICPmax vs. fj 
1=1+i 
f, = fi_1* C 
Fig. 2.14 Flow diagram of the variable frequency charge pumping. C is a multiplication factor to 
increase the frequency after each base level sweep cycle from inversion to accumulation. 
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A gate pulse with a fix duty cycle of 50% and fixed rise and fall time is applied 
at the gate for a base level sweeping from inversion to accumulation and the Icpma,, is 
taken. Then the frequency is increased (i. e. fo-fl-). f; in fig 2.13) while the duty cycle is 
kept 50% and new base level sweep is taken. 
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Conventional Charge pumping (CP) technique [Brug69], [Groes84] is a very 
sensitive method to determine substrate/gate dielectric interface state parameters such as 
the average density D; t, the energy distribution within the Si band-gap, the electron and 
hole capture cross section. By varying the charge pumping frequency, this technique 
also allows to characterize bulk defects close to the interface [Bauza94], and traps in 
nitride layers separated from the substrate by a thin Si02 layer [Paul94], [ArrwO5]. In 
some recent papers, charge pumping was used in a similar way for characterizing Hf02 
bulk traps in Si02/HfO2 stacks tZahM051, tKer041, tCart04], [Degra031, [DegraO5]. 
Here we further develop the applicability of the variable frequency charge 
pumping technique presented previously by independently controlling the pulse low and 
high level timings. This allows us to more clearly separate the traps in the interfacial 
Si02 from the traps in the Hf02 and observe the creation of new traps in both 
constituent layers. 
In `conventional' CP theory, DT is interpreted as interface state density, but at 
low frequency, near-interface traps can also respond to the gate pulse. In particular, 
when Hf02 is separated from the substrate by a very thin Si02, traps in the Hf02 can be 
sensed [Ker04], [Cart041. In order to measure these states, a frequency scan is 
performed with constant duty cycle. When the pulse voltage is high (inversion, Fig. 
2.15), traps are filled through tunneling in both the Si02 interface layer and the Hf02 
bulk. We will refer to the time that the pulse is in inversion as the "charging time". 
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When the pulse voltage is low (accumulation, Fig. 2.15), traps in the interface layer and 
Hf02 bulk traps are emptied. We will refer to the time that the pulse is in accumulation 
as the "discharge time". 
Charge 
awz 
Inversion 
Discharge 
ped Ch 
0w2 
Accumulation 
Fig. 2.15. Schematic band diagram showing how charging and discharging occurs when VT2CP is 
used for nMOSFETs. 
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n= number of base level sweep 
n-i Period 
Fig. 2.16 A gate pulse with fixed tch e (=time at top pulse 
level) and ta;, cr, a, ge (=time at 
base pulse 
level) is applied for a base level sweeping from inversion to accumulation. Then td scha, se is increased 
while tcha, ge remains unchanged and a new 
base level sweep is taken. 
With a simple frequency sweep at constant duty cycle, both the charging and 
discharging time of the bulk defects is changed simultaneously. Using VT2CP, we will 
show that an independent control of charging and discharging time allows for an easier 
interpretation of the data in chapter 4 section 4.3.2. Note that in conventional CP theory, 
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all the interface states are sensed during the pulse voltage transients only. States deeper 
in the oxide are accessed during the constant high and low voltage parts of the pulse. 
n-0 I 
t_dischargeo = Start t discharge 
Stop p t_discharge S stop 
NO 
YES 
CP base level sweep 
Input parameters: 
'Start t_discharge n=n+i 
'Stop t discharge I 
t_discharge, =t _discharge,,, 
* Aw 
Fig. 2.17 The measurement flow diagram used to monitor the Icp current in SiO2 / HJV2 stack. dw is 
the multiplication factor for increasing tdi,, hme time after each loop until Stop t discharge is reach. 
The measurement sequence used for VT2CP is described in detailed in Figs. 2.16 
and 2.17: a gate pulse with fixed tchairge (=time at top pulse level) and tdischarge (=time at 
base pulse level) is applied for a base level sweeping from inversion to accumulation. 
Then tdischarge is increased while tcha, ge remains unchanged and a new base level sweep 
is 
taken. This technique is used to investigate defect generation in Si02/HfO2 in chapter 4 
sections 4.3.2 and 4.3.3 
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Time Dependent Dielectric Breakdown, or TDDB, is one of the most heavily 
researched failure mechanisms in the semiconductor reliability community; it is a wear- 
out of the insulating properties of silicon dioxide in the CMOS gate leading to the 
formation of a conducting path through the oxide to the substrate. TDDB lifetime is 
strongly affected by the number of defects in the gate oxide produced during wafer 
fabrication. When a voltage is applied to the gate of a transistor, electrons and holes 
tunnel through the dielectric. Depending on the fluence, the applied gate voltage and the 
electric field, defects are generated in the insulating layer and act as electron traps. If a 
critical amount of defects is reached, these defects can form a percolation path 
[Degra98]'. In the best case, such a percolation path leads to a small trap-assisted 
localized current and the performance of the transistor is almost not affected [KaczOOI. 
In the worst case, the dielectric completely loses its insulating properties and the 
transistor fails. 
TDDB and the extrapolation of the time-to-breakdown to low operating 
conditions as a method to determine the gate oxide reliability is already known and used 
for many years. Lots of effort was spent in understanding and modeling the degradation, 
but ultimately the intrinsic reliability of thin Si02/SiON is expected to be safe [Wuy02l, 
[Kacz04l. The scaling of ultra-thin gate oxides below 2 nm EOT and the introduction of 
high-k gate dielectrics, however, raised the question of fundamental reliability limits. 
[Gree0l], [Wilk01]. In the past 5 years, major improvements in the understanding and 
the adaptation of measurement and analysis techniques were made to answer this 
question. 
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In this section we discuss the multiple aspects associated with Constant Voltage 
Stress (CVS) and Constant Current Stress (CCS) measurements. An overview of the 
various conduction mechanisms and initial device testing and the experimental 
procedure are described and we motivate the implementation of complementary 
measurements around CVS 
ULI OtAdol 
To understand the physics of breakdown, we must first examine the metal oxide 
semiconductor system. In a basic MOS transistor, the channel beneath the gate region is 
controlled by the voltage on the gate. In an n-channel transistor, a positive voltage on 
the gate causes the channel to invert, permitting charge flow from source to drain. In a 
p-channel " transistor, a negative voltage on the gate causes the channel to invert, 
permitting charge flow from drain to source. 
P lysilicon 
depletion 
Conduction band 
(, uantiration It;; rr ";; Valence hand -ý i of states I1 
Polysilicon (; ate Oxide Silicon 
Fig. 2.18 Energy band diagram for a gate oxide with a large applied electric field Note that the 
voltage across the oxide (Vox) is less than the applied voltage VAPP 
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The voltage across the gate produces an electric field across the dielectric. It is 
this electric field that we need to understand to determine the reliability of the dielectric, 
Fig 2.18 shows an energy band diagram depicting the voltage across the dielectric. The 
V 
electric field across the oxide is given by the simple equation E=t ox . Because 
ox 
today's semiconductor processes use ultra thin gate oxides, the electric field across the 
dielectric can be quite high. For high electric fields, there is a voltage drop due to the 
quantization of states in the silicon, and there is a voltage drop due to depletion of the 
polysilicon material (Fig 2.18). In a high electric field, the channel region becomes 
inverted. This means that individual electrons become caught in states immediately 
adjacent to the interface between the silicon and the oxide. As the states become fully 
occupied, the valence band and the conduction bands bend. As the field becomes even 
higher, the states in the polysilicon become depleted. These causes the valence and 
conduction bands to bend downward. The net effect of this is to reduce the voltage 
across the dielectric. Reliability engineers should be aware of this effect when 
calculating the electric fields across oxides. 
Ideally, an oxide doesn't allow charge to pass through. This is not the case when 
the electric fields become high and the oxide becomes thin. Since the defect density of 
unstressed silicon based gate dielectrics, like Si02 and SiON, is relatively low and 
because of the high barrier height the defects are also less effective, the dominant 
transport mechanism is quantum mechanical tunneling (Fowler-Nordeim tunneling, 
Direct tunneling). In high-k gate dielectrics, however, depending on the dielectric 
composition, the material properties and the processing conditions, initial defect 
densities are expected to be higher than for Si02 and due to the significantly lower 
barrier height trap-assisted conduction is, especially at elevated temperatures, more 
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likely to occur. However, independent of the material, during electrical stress defects are 
created in the dielectric. An increase of the defect density leads to SILC [Olivo881, 
discrete local conduction paths [Kau05] and when a critical defect density is reached, it 
leads to ultimate breakdown of the dielectric [Degra98]. There are several mechanisms 
that allow charge to pass through the oxide: Fowler-Nordeim tunneling, Direct 
tunneling, and Trap Assisted tunneling and Poole-Frenkel mechanism. 
2.5.1.1 Fowler-Nordeim Tunneling 
Fowler Nordeim tunneling is a quantum mechanical tunneling process where the 
electrons can penetrate through the oxide barrier into the conduction band of the oxide 
(Fig. 2.19) which has been studied extensively in Metal-Oxide-Semiconductor structures 
where it has been shown to be the dominant current mechanism especially for thick 
oxides. 
4)h 
Fowler-Nordeim Tunneling 
Fig. 2.19 Fowler-Nordeim Tunneling diagram 
The basic idea is that quantum mechanical tunneling from the adjacent 
conductor into the insulator limits the current through the structure. Once the carriers 
have tunneled into the insulator they are free to move within the valence or conduction 
band of the insulator. The calculation of the current is based on the WKB approximation 
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yielding the following relation between the current density, JFN, and the electric field in 
the oxide, S.,,: 
, 
1ýý 
(4 8)3'2 i-c ip (- - ¢ýauý (2.29) 
where 413 is the barrier height at the conductor/insulator interface. 
To check for this current mechanism, experimental I-V characteristics are typically 
plotted as ln(JFNI S0X2) versus 1/ S, a so-called Fowler-Nordheim plot. Provided the 
effective mass of the insulator is known (for Si02, mox` = 0.42 mo) one can then fit the 
experimental data to a straight line yielding a value for the barrier height. 
It is this type of measurement, which has yielded experimental values for the conduction 
band difference between different metals and silicon dioxide. It is important to note that 
carriers must tunnel through the insulator, which requires: 
goad 2 
,* (2.30) 
as is typically the case for thick oxides and high electric fields. 
In summary Fowler-Nordeim tunneling is dependent on the voltage across the 
gate oxide; it increases exponentially with the applied voltage. Fowler Nordeim 
tunneling can occur in almost any gate oxide, provided the voltage is sufficient for 
electrons to tunnel through the barrier. 
2.5.1.2 Direct Tunneling 
Direct tunneling is also a quantum mechanical tunneling process (Fig. 2.20). 
Direct tunneling is a phenomenon that is important to understand in ultra thin oxides. It 
occurs when electrons tunnel through the gate oxide region directly from the gate to the 
channel region. 
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Direct Tunneling 
Fig. 2.20 Direct Tunneling diagram 
Direct tunneling is dependent on the thickness of the gate region; it increases 
exponentially as the thickness of the oxide decreases. Direct tunneling is relatively less 
sensitive to the electric field across the gate oxide 
2.5.1.3 Trap Assisted Tunneling 
The other tunneling mechanism that can occur in a gate oxide region is trap 
assisted tunneling. Trap assisted tunneling occurs when electrons tunnel through the 
oxide into traps (empty bonding sites on silicon dioxide molecules) and then from the 
traps into the silicon, as illustrated in Fig. 2.21. 
ö 
"Trap Assisted Tunneli rig 
Fig. 2.21 Trap Assisted Tunneling diagram 
2.5.1.4 Poole-Frenkel mechanism 
The expression for Fowler-Nordheim tunneling implies that carriers are free to 
move through the insulator. Whereas this is indeed the case in thermally grown silicon 
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dioxide it is frequently not so in deposited insulators, which contain a high density of 
structural defects. Silicon nitride (Si3N4) is an example of such material. The structural 
defects cause additional energy states close to the band edge, called traps. These traps 
restrict the current flow because of a capture and emission process, thereby becoming 
the dominant current mechanism Fig. 2.21a The current is a simple drift current 
described by 
J- 9x. *SX (2.31) 
while the carrier density depends exponentially on the depth of the trap, which is 
corrected for the electric field 
x-I-_(h- Jf)J 
(2.32) 
The total current then equals: 
(2.33) 
The existence of a large density of shallow traps in CVD silicon nitride makes 
Poole-Frenkel emission a frequently observed and well-characterized mechanism. 
$1 gvStacko01 Ertl 
4Vstackýo*" ) 
Poole-Frenkel mechanism 
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St S102 High-k Gate Si SI02 High-k Gate 
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Fig 2.21a. Poole-Frenkel mechanism 
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Generated defects affect a number of device characteristics, such as 
transconductance, threshold voltage, carrier mobility, leakage current and noise level, 
resulting in long-term parameter drift and eventually device failure. Accurate and 
reliable measurements are the foundation of any kind of electrical characterization. 
There are two commonly used methods to stress a MOS structure and to 
determine the time-to-breakdown (tBD). 
Constant current stress (CCS): a certain fixed current density is forced 
through the gate and the gate voltage is measured versus time (Fig. 2.22). 
This technique is mainly used for Si02/SiON gate dielectrics with oxide 
thickness larger than -6 nm [Nig981. During FN-stress, the electrons enter the 
conduction band of the dielectric and move non-ballistically towards the anode. 
E 
G 
N 
CD 
C 
Fig. 2.22 During CCS the gate voltage is recorded versus the time. The field over the dielectric 
remains constant and at breakdown the gate voltage collapses. 
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The degradation is therefore determined by the field in the oxide and not so 
much by the applied gate voltage. Throughout CCS the cathode field stays constant, and 
in case of charge trapping only the gate voltage will vary. 
Fig. 2.23 A defect free dielectric will be stressed uniformly during CCS (top). The formation of 
conduction paths leads to high local currents, while the remaining area is not stressed anymore 
(bottom). ' 
For sub-6 nm Si02/SiON dielectrics, however, the use of CCS is not applicable 
anymore. Electrons tunnel ballistically, and the energy at the anode determines 
degradation [DiMa93], [Nig98]. Therefore, it is more meaningful to fix the gate voltage 
instead of the oxide field. Furthermore, in very thin SiO2/SiON layers and in high-k 
dielectrics, traps can create localized conduction paths. The current is flowing through a 
number of small spots (Fig. 2.23) and this leads to a reduction of the gate voltage during 
ccs. 
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Fig. 2.24 For thinner dielectrics the energy of the electrons arriving at the anode determines 
degradation. 
Constant voltage stress (CVS): a constant voltage is applied to the gate and the 
gate current is measured versus time. Created traps result in an increase of the gate 
current and after breakdown typically compliance of the instrument is reached. CVS is 
applied when the degradation is determined by the applied gate voltage, rather than the 
applied field (Fig. 2.24). This is the case for direct tunneling stress at low gate voltages 
and FN-stress with quasi-ballistic transport. Note that even in the presence of localized 
conduction paths the stress of the remaining area is unaffected. 
Also, detecting breakdown is much easier when using CVS. The current depends 
exponentially on the gate voltage and at breakdown significant current increase is 
observed (Fig. 2.25). 
60 
CHAPTER 2 CHARACTERIZATION TECHNIQUES 
1.4x10-6 
1.2 
1.0 
U 
c 0.8 
ß 
0.6 
0.4 
EOT =2 nm 
VG =2.9V 
Formation of 
percolation path 
Negative charging 
1 10 100 1000 
Time (s) 
Fig. 2.25 Charging during CVS leads to slight increase/decrease of the gate current and after the 
formation of a percolation path significant current increase is observed. 
Even the creation of single traps can be detected, when studying the small 
current increase in the range of pA to µA due to the formation of localized conduction 
paths [Ce11021, [Kacz04l, [Sue04]. For CCS on the contrary, breakdown of the 
dielectric causes a reduction of the gate voltage of only a few mV. High-k gate 
dielectrics usually contain large amounts of initial defects IKerO3A], and after applying 
a voltage to the gate these defects will trap charges. Depending on the dielectric 
material and the gate bias polarity, this results in a buildup of either positive or negative 
net charge. 
S4-l'k 
Traditionally, TDDB measurements on thick (> Snm) Si02/SiON gate dielectrics 
were performed using CVS (CCS) and monitoring the gate current (voltage) versus time 
(Fig. 2.26). 
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Q 
a-+ C 
Stress time (s) 
Fig. 2.26 For thicker SiO2 dielectrics under CVS measurements clear hard breakdown is observed and 
the determination of tßD is simple 
As soon as a percolation path is created, the current (voltage) had increased 
(decreased), the measurement was stopped immediately and the time-to-breakdown 
(tBD) recorded. This kind of measurement was ideally suited for real-time trigger and 
automatic data acquisition. The tBD distributions of a statistically relevant number of 
devices were then used to extrapolate the lifetime down to operation conditions. The 
first complications appeared on thinner Si02/SiON dielectrics below 5 nm, when during 
CVS a "soft" breakdown before the final hard breakdown was observed (Fig. 2.27) 
[Sak98], [Sue04]. Typically the tBD was triggered then at the appearance of SBD, 
although transistors with soft breakdown would still be functioning. 
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cvS 
Q Si02 < 5nm 
poly-Si gate 
Soft breakdown 
Stress time (s) 
Fig. 2.27 For Si02 dielectrics below 5 nm current fluctuations and noise increase can be observed 
before the final hard breakdown. 
Nowadays, there exist numerous gate dielectrics and gate electrodes. Depending 
on the targeted application, ultra-thin SiON, Hf-Silicates and several high-k's are 
combined with poly-Si, FUSI or metal gates. Even the substrate is not necessarily Si 
anymore but can be replaced by SiGe or Ge. For each gate stack the degradation 
behavior under CVS varies, making the determination of tBD an art on its own. 
2.5.3.1 Oxide Breakdown 
In Fig. 2.28/2.29 we show two typical I-t traces recorded on nMOS transistors 
for substrate injection during CVS stress. Fig. 2.28 is for an HfSiON/poly-Si gate stack 
of 1.38 nm EOT lKau051, whereas data in Fig. 2.29 were measured on a 1.9 nm EOT 
SiON/HfD2/TaN stack. 
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Progressive 
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Fig. 2.28 For ultra-thin dielectrics with poly-Si electrodes the formation of a percolation path is 
followed by a wearout phase. 
Obviously, depending on the gate stack and the experimental design (device 
dimensions, temperature, injection polarity), the appearance of the measured gate 
current can strongly vary. The degradation can be classified into various phases, and 
each phase can be pronounced to a different degree in terms of magnitude and duration. 
Moreover it is possible to directly link each stage with an event in the dielectric (Fig. 
2.28-2.29 and 2.30): 
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cvs 
Qr sub-2 nm EOT 
Metal gate C 
U 
Hard breakdown 
Stress time (s) 
Fig. 2.29 With metal gate electrodes the time of progressive wearout is strongly reduced and hard 
breakdown is the main failure mechanism. 
As shown in Fig. 2.30, initially, in the unstressed fresh device no defects are 
created yet (A) and the dominating conduction mechanism is direct or Fowler- 
Nordheim tunneling (assuming no initial defect densities). After continued stress, single 
defects are created in the oxide (B). These defects can act as traps and give rise to a 
small, localized current, typically referred to as classical SILC. Depending on the 
physical thickness of the dielectric, the barrier height and the position of the trap, the 
current through a single trap conduction path strongly varies. 
It was shown that for gate dielectrics with to,, <2 nm, currents through single 
trap conduction paths can be as large as several hundred nA. Moreover, by capturing an 
electron the trap can be neutralized, switching "off' the conduction path again. 
[Degra05A]. With an increasing number of defects, the probability of creating a 
percolation path with 2 or more traps is raising (C). If conductive, for the same gate 
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stack, such a multiple trap conduction path can carry currents much larger than a single 
trap path. Since the amount strongly depends on the physical thickness and the 
appearance on the device area, temperature and gate voltage, in literature multiple terms 
can be found to describe multiple trap conduction paths: anomalous SILC [Ielmi02], 
micro-breakdown [Ce1102], [Degra05A], pre-breakdown [DegraOl] and B-mode SILC 
[Oka941. 
Electrode 
Substrate 
Fig. 2.30 The degradation of gate oxides under CVS can be classified into several stages. It 
however depends strongly on the materials and thicknesses to which extends each stage is 
pronounced. 
Large local currents along conduction paths whether single trap paths in ultra- 
thin or multiple trap paths in thicker dielectrics, lead to accelerated degradation. More 
defects are created along the existing conduction path (D), resulting in a growth and 
wearout of the breakdown spot [Kacz04]. This phase of progressive wearout is 
commonly referred to as digital soft breakdown (Sak98] and characteristic is the rapid 
switching between multiple current levels. With continued stress the positive feedback 
mechanism leads to further trap generation (E) and temperature increase, resulting in 
significant current and noise increase. 
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Fig. 2.31 In some cases breakdown can create large physical damage and lead to migration of 
silicon or gate electrode materials through the dielectric. The size of such a breakdown spot can 
reach up to few hundred nm. 
This analog soft breakdown can even lead to the migration of channel or gate 
electrode material into the dielectric (Fig. 2.31) jPeyK04j. The current can rise up to 
several mA and is eventually limited by series resistance [Kacz04]. If hard breakdown 
occurs, the dielectric looses its insulating properties and the current is increasing up to 
compliance. For completeness is has to be added, that in some rare cases a full 
deactivation of a breakdown path can be observed. In Figure 2.32 we show such an 
example, where a conduction path is wearing out, until a current level of more than 500 
µA is reached. 
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Fig. 2.32 High current densities through a percolation path can lead to electro migration of the 
gate electrode and a shutdown of the breakdown path. The remaining area is unaffected from 
this event and the gate current returns to the original level 
Suddenly the current returns to the initial value of the unstressed device with 
exact the same noise level. This can be explained by the melting of the gate electrode 
due to the large local current and the creation of a void, isolating the BD path. 
Ath*at 
Combining CVS with complementary measurements can drastically increase the 
accuracy of the experiment and provide additional learning. Especially when studying 
new high-k gate dielectrics these supplemental findings can sometimes be more 
important than the actual CVS stress. In the following sections we introduce those 
measurements, which can be either implemented directly before and after the CVS or 
executed in loops by interrupting CVS in regular intervals. (Fig. 2.33) 
The experimental conditions of the complementary measurements have to be 
chosen such that no additional degradation occurs in the dielectric and the determined 
tBD is still correct. This can be achieved if any applied voltage is significantly smaller 
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than the actual stress condition. Short measurements with maximum applied voltage 0.5 
V below the stress condition do not impact the stress or the tBD 
sense 
'G-VG''D-VG' S 
I cvs i 
'G"UG''D"UG' S 
Fig. 2.33 To gather information about the initial device properties, the degradation process and 
the breakdown spot location (S) , we embed the C VS in a sequence of measurements. 
On the other hand, partially severe degradation and breakdown occurred when 
switching to another instrument (e. g. pulse generator, CV-meter) or reconnecting the 
device after for example varying the temperature of the thermo chuck. Those effects are 
due to electrostatic discharge and physical damage of the contacts respectively and have 
to be avoided. This can be done using a switching matrix, but requires additional 
hardware, complicates the experimental setup and reduces the current resolution. 
Therefore we limit ourselves to measurements that can be done with the same standard 
parameter analyzer, which performs the actual stress. 
In summary, it can be stated that during degradation of the dielectric two main 
mechanisms proceed simultaneously: 1) the random creation of defects and thus the 
formation of percolating paths and 2) the wearout of those localized paths. The 
appearance of these events during an actual measurement, however, strongly depends 
on the gate stack and the experimental design itself. In a small area device with low 
background current a 10 µA current increase through a conduction path may be 
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misinterpreted as a HBD, whereas on a larger area of the same gate stack at high 
temperatures it would nearly disappear in the background noise and can be interpreted 
as SILC instead of breakdown. 
In Chapter 4 section 4.4 an abrupt hard breakdown where a sudden current 
increase of several orders of magnitude up to the current compliance of the 
measurement instrument, or until the current is limited by series resistance is reported 
for thin high-k gate stacks. Hard breakdown can represent the final destruction after the 
occurrence of soft breakdown or progressive breakdown; and it is also the dominating 
failure mode when using metal gate electrodes [Kau05A]. 
A 
4"140'0ý Immuma Am, ICAL(OVWAVIEW 
In this section an overview of the instrument available, the measurement set-up 
and schematic of the pulsed ID-VG, Charge Pumping and Time Dependent Dielectric 
Breakdown will be given. Also briefly discussed in section 2.2.2 the change in the 
schematic of the pulse ID-VG will be explained. 
MtI 
2.6.1.1 Pulse ID- VG 
An HP81101A pulse generator is used to apply pulses to the gate of the 
transistor and pure DC Supply voltage is used to apply a small voltage at the drain 
(100mV) 
F gfimgý,. mv ¬ r"'" f. <, N l: EC fR IC ¬f;, lX <'e' . 70 
CHAPTER 2 CHARACTERIZATION TECHNIQUES 
Computer GPIB 
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RS232 
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- 
Probe station 
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Digital Scope Bulk 
Fig. 2.34 Schematic setup showing the instruments used to carry out the pulsed ID-VG and their 
connection. 
All instruments apart from the DC voltage are controlled by a workstation via a 
GPIB connection and the data are collected via a RS232 connection from the 
oscilloscope as shown in Fig. 2.34. Measurements are performed using a probe station; 
standard coaxial cables are used to connect the Device Under Test (DUT) to the pulse 
generator, pure DC voltage source, and the oscilloscope. Since the shields of all 
oscilloscope inputs are connected internally, all instruments are referenced to a common 
ground. In order to avoid ground loops, no extra ground connection are provided 
between the various instruments 
2.6.1.2 Charge Pumping 
An HP81101A pulse generator is used to apply pulses to the gate of the 
transistor and the current is measured by a Keithley K4200 analyzer which provide a 
very high resolution and current down to fento amp can be measured, an illustration of 
the setup is shown in Fig 2.35 
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Probe station 
DUT 
I Bulk 
GPIB 
K4200 
Fig. 2.35 Schematic setup showing the instruments used to carry out the Charge Pumping and their 
connection. 
The characteristics of the various instruments are given in more details in section 
2.6.2. Good knowledge of the instrument's capabilities is essential to the 
experimentalist in order to maximize the performance of the measurement set-up and 
guarantee the reliability of the obtained result. Moreover, it allows for estimation of the 
accuracy on the measurement outcome, which is an essential aspect of any experiment 
technique 
2.6.1.3 Time dependent dielectric breakdown 
K4200 is used to monitor the current and apply the required constant voltage to 
stress the DUT and data are collected via a GPIB connection and a software running 
under UNIX as shown in Fig. 2.36 
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Probe station 
DUT 
sulk 
Fig. 2.36 Schematic setup showing the instruments used to carry out TDDB and their 
connection. K4200 monitor the current from the 4 terminals and the apply a Constant Volatge Stress 
(CVS) at the gate. 
2., ýlu 
2.6.2.1 Pure DC Voltage Supply characteristics 
As briefly discussed previously a pure DC Supply voltage is used instead of a 
normal power supply, in this section we will explain why we use dry cell battery as a 
pure DC Supply voltage and its characteristics. 
The circuit of the pulsed ID-VG introduced in section 2.2.2 from the literature 
(Fig. 2.5) was changed to the setup shown in Fig. 2.7 by adding a voltage divider to 
apply a small DC bias to the drain. 
If the circuit in the literature is used with a normal power supply it was found 
that the output VD trace has an overshoot, although the pulse generator gives a near 
waveform as shown in Fig. 2.37. 
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Fig. 2.37 The input pulse VG and output waveform VD with overshoot. 
Further investigation found that the DC power supply Keithley 487contain some 
ripple about 25mV peak-to-peak, this amount of voltage is 25% of test supply voltage 
(VD) and with such a high ripple involved, the test result is significantly affected. Two 
solutions have been proposed: building a filtering or smoothing circuit to remove the 
ripple voltage or using a pure DC power supply. Building a filtering or smoothing 
circuit for 100mV power supply is very complicated and time consuming. 
A simple solution is using a dry cell battery. The dry cell batteries are able to 
generate pure DC power. However, most of the batteries available in the market are 
rated at 1.5V DC for primary battery and 1.2V DC for secondary battery (rechargeable). 
In order to get the required voltage (l 00mV), a voltage divider has been used. This 
method is far easier and less time consuming. Fig. 2.38 shows the circuit and the 
required lOOmV can be obtained by adjusting 10052 variable resistor. The 5000 
variable resistor can be used to adjust the load resistance. With the test setup shown in 
Fig 2.7, the overshoot in VD has been removed successfully as shown in Fig 2.39 
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Fig. 2.38 Divider schema using a rechargeable battery of 1.2 V 
1.2 Vi)t: 
+ 
i uHIlel' 
Fig. 2.39 Input pulse VG and output waveform VD without overshoot and containing some noise 
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Noise was a problem to a successful experiment. In Fig. 2.39, we can observe 
that V0 and VD are noisy. If the ID-VG trace is calculated by using the data in Fig. 2.39 
and using Eq. 2.2, ID-VG trace in Fig. 2.40 is obtained. 
Pulsed ID-VG with noise 
Fig. 2.40 Pulsed ID-VG with noise 
The noise in the measurement may come from electrical line, Radio Frequency 
noise, white noise, and scope digitization errors. This makes the data hard to analyze 
and leads to inaccuracy. The noise can be suppressed by a sample averaging function, 
which is built-in for most of the modem Digital Storage Oscilloscope (DSO). 
Unfortunately the oscilloscope used in the experiment doesn't have an averaging 
function built in. We will discuss how data can be averaged next. 
It is possible to extract the signal from random noise using an averaging 
technique. This technique exploits the fact that the noise superimposed on a signal is 
random, and that over a period of time, the average of a random noise signal is zero. 
Some modern DSO fitted with averaging function in the front panel where the user can 
utilized this function on the field. This will give a good result immediately [Ross94). 
For those DSO without averaging function built in. The user can download the data to 
Microsoft Excel or any other software for further processing. The averaging signal can 
be obtain from the averaging function built in Excel. This analysis tool and its formula 
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project values in the forecast period, based on the average value of the variable over a 
specific number of preceding periods. Each forecast value is based on the following Eq. 
(2.34) 
1N 
F(t+l)_-N Y, At-j+l 
j-1 
where 
"N is the number of prior periods to include in the moving average 
" Aj is the actual value at time j 
" Fj is the forecasted value at time j and t the time. 
(2.34) 
A moving average provides trend information that a simple average of all 
historical data would mask. When the Eq. (2.34) is used, the curve can be smoother as 
shown in Fig. 2.41 compared with Fig. 2.40. The averaging of the data suppresses the 
noise. 
Pulsed 
ID-VG without noise 
Fig. 2.41 ID vs VG curve with noise suppressed. 
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Fig. 2.42 Graph showing ID vs VG with and without average. `Black' average data, `grey' row data. 
We would like to point out that the average is only carried out on the input VG 
pulse and the output VD. No average is performed to the calculated the ID VG curve. 
Figure 2.42 compares the ID-VG before and after applying the averaging technique. It 
can be seen that the feature of the ID-VG curve is not affected by the average. 
2.6.2.2 Pulse Generator characteristics 
The HP81101A pulse generator is used to generate pulses with varying pulse 
width, voltage levels and linearly sloped edges. A minimum pulse width of IOns can be 
applied. The linearity of the slopes is specified to be +/-3% within the 10% - 90% part 
of the slope. Internally, the linear slope is generated by charging a capacitor with a fixed 
current. This is in contrast with arbitrary function generators that construct a slope by 
small incremental steps. The importance of this specification are from the fact that the 
capacitance is directly affected by inaccuracies in the slope of the pulse edge. Maximum 
output current is not considered to be important since, commonly; 50 11 ballast is used 
at the output, leading to currents of up to 160mA. This value is well above the current 
levels that are used in our experiments. In the present set-up, high impedance ballast is 
used. Ballast values can be selected at the input of the oscilloscope. Selecting 50 12 
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could damage the oscilloscope input. The pulse generator is used in 'TRIG'mode, this 
allows for software triggering of a single pulse. 
The Pulse generator can output different shape of pulse according. to the 
experiment to be carried out. The pulse shape, width, fall and rise time, period, and 
amplitude are controlled by a programme running under UNIX. 
2.6.2.3 Oscilloscope characteristics 
The Metrix 0X8050 has a maximum sample rate of 100 MSamples/s. The 
oscilloscope is used in the digital acquisition mode. The ADC outputs 8 bits, leading to 
a dynamic range of 10.24 divisions. The sensitivity ranges from I mV/div to 20V/div. 
The input impedance of the channels is set to 1MSZ. Selection of 5052 input impedance 
limits the allowed input signal to SVrms; higher voltages can damage the instrument. 
The oscilloscope is triggered by the signal coming from the pulse generator. The 
`Mode&Holdof ' option is set to `Normal', disabling auto-triggering, to capture one Vg 
pulse from the pulse generator and the VD. 
2.6.2.4 Keithley K4200 
The K4200 have many features which are not used in the charge pumping 
experiment as we only need measuring the substrate current. 
The easy-to-use K4200 performs laboratory grade DC and pulse device 
characterization, real-time plotting, and analysis with high precision and sub-fentoamp 
resolution. It is the best tool available for interactive parametric analysis and device 
characterization. It offers the most advanced capabilities available in a fully integrated 
characterization system. 
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ýýý 
In this chapter, the principle of different characterization techniques available 
for High-k devices are described. The fast measurement technique was implemented 
and the difficulties encountered, such as voltage overshoot and noises, were overcome. 
A new charge pumping, VT2CP, is proposed. The details for TDDB tests and results are 
presented. The instruments and their limitations are given. Good knowledge of 
instruments and measurement technique lay a solid foundation for systematic tests and 
interpretation of results in the following chapters. 
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CHAPTER 3 CHARACTERIZATION OF AS- 
GROWN ELECTRON TRAPS 
INTILODUMN 
As silicon dioxides and oxynitrides approach their thickness limit (-4 nm), a 
major challenge for the current complementary metal-oxide-semiconductor (CMOS) 
industry is the rapid increase of gate leakage current. To reduce this leakage, intensive 
worldwide efforts have been made to find an alternative gate dielectric of higher 
dielectric constant (high-k) than SiON [Groes04], [Ker031, [Lerou041, [Reim051. For 
the same equivalent electrical oxide thickness (EOT), high-k layers are physically 
thicker and it has been demonstrated that gate leakage can be reduced by several orders 
of magnitude, when Hf-based dielectric was used [Groes041. At present, there are a 
number of difficulties holding back their commercial applications due to electron 
trapping, which can reduce mobility through Coulombic scattering 
[Groes04], [DegraO3J, lower yield [Groes04], jDegraO3j, shift threshold voltage (Vth) 
and cause breakdown by forming a conduction path [Groes04j, [DegraO3j. As a result, 
understanding electron traps becomes a pressing issue. 
For Si02, there are little as-grown electron traps [ZhangW021. In contrast, it has 
been reported that the effective density of as-grown electron traps in Hf02 can be in the 
order of 1013cm-2 [ZhaoC051. There is only limited information on the spatial 
distribution of these traps [Reim05], [Felnh05] and agreement on trap location has not 
been reached. Early work [Felnh05J showed that these traps have an energy band of 
0.5-0.8eV below the bottom edge of Hf02 conduction band. The electron trapping is 
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highly dynamic and trap levels can be substantially underestimated when measured by 
conventional methods based on the recording of the shift of transistor's dc transfer 
characteristics [Groes041, [Ker031, [ZhaoC051, [Reim05]. Despite the early efforts and 
their importance, our understanding of electron trap properties, behaviour, kinetics, 
capture cross section in Hf-based dielectrics is still limited and many issues remain to be 
resolved. 
In this chapter, three important issues will be addressed: 
1. The properties and dynamic behaviour of electron traps in HfOZ/SiO2: 
attention will be paid to the impact of measurement techniques on trapping and the 
dependence of trapping on conduction mechanism in section 3.2. 
2. The trap location in Hf02/HfSiO stacks: it will be assessed by selecting test 
samples, measurement techniques, and test conditions carefully in section 3.3. 
3. The capture cross section ((Y) and trapping kinetics: the capture cross section 
is one of the most important properties for traps. Agreement has not been reached on 
whether 6 has a discrete or continuously distributed value [Zafar03j, [ZhaoC051, 
(Bers041, [AKang031. The reported capture cross sections spread over a range as large 
as 10-12-10-19cm2 [Zafar03], [ZhaoC051, [Reim05], [Bers041, [KangA031. At the large 
end of this range, 6=3x10-13 cm2 was obtained based on an irradiation experiments, 
where the electron fluency was limited to 3x 1013 cm-? [KaugA031. This is too low for 
detecting traps of smaller cross sections [ZhangJ92]. At the small end of this range, 
capture cross sections in the order of 10-19cm2 was obtained from the shift of quasi-dc 
transfer characteristics [Zafar03]. It will be shown that the significant detrapping during 
the quasi-dc measurement has a material effect on the extraction of capture cross section. 
To determine the capture cross section, efforts will be made to estimate the transient 
gate current and the real electron fluency. It is found that the trapping follows a kinetics 
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with two discrete capture cross sections, rather than a continuous distribution of capture 
cross section in section 3.4. 
341211, PROPER AND wtmv#WR OF N 
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Hf02 was prepared by atomic layer deposition. The gate dielectric consists of a 
-4nm Si02 interfacial layer and a 4nm Hf02, resulting in an equivalent oxide thickness 
of 1.8nm. The nMOSFET has an n+ poly-si gate, a channel length of 1µm and a channel 
width of 10µm. 
Two techniques were used for measuring electron traps. The first one is the 
traditional `DC ID-VG' [Zafar03] and the second one is the `pulsed ID--VG' [KerO3] 
introduce in Chapter 2 section 2.1.2 and 2.2.2 respectively. The main advantage for the 
pulsed ID--VG method is that the trapped charges can be measured within microseconds 
after filling, while it could take up to seconds for the `DC ID--VG' technique. The impact 
of measurement techniques on the trapping will be addressed next. 
Z2d 511111 40 
The experimental results obtained by the pulsed ID-VG technique is shown in 
Fig. 3.1. The data shown in Fig 3.1 was taken using a voltage pulse with 200 µs and 100 
µs rise and fall times. As can be seen the pulsed technique results in a higher drive 
current compared to the DC measurement (open symbols) this difference is explained in 
chapter 2 section 2.3.1. The VT shifts obtained with the pulsed technique are strongly 
enhanced, as illustrated by the inset in Fig 3.1 (note delta VT is in log scale). The 
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voltage shifts shown in the inset were extracted at a constant current level (Id max /2) of 
150 µA for pulsed ID --VG and 125µA for DC. 
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Fig. 3.1 ID-VG characteristics measured using the pulse ID-VG setup in chapter 2 section 2.2.2 Fig 
2.7. A static ID-VG up trace is shown for comparison. V7-shift as function of applied voltage VG by 
both techniques is compared in the inset. 
The enhanced voltage shift observed from the pulsed measurement technique 
indicates that in DC measurement a significant fraction of the trapped charges gets 
detrapped during the down trace. The evidence of fast detrapping is also confirmed by 
the stretch-out in the down trace of the pulsed ID---VGcharacteristics when compared 
with the up traces. When comparing the pulsed technique with DC measurement 
methods, it can be concluded that the conventional DC techniques severely 
underestimate the charging effects in SiO2/HfO2 dual layer gate dielectrics and if not 
carefully analyzed, they might even be overlooked. In the following, the difference 
between DC ID-VG and Pulse ID-VG technique will be examined further. 
Fig. 3.2a compares the trapping measured by the two different techniques against 
Nim. N;,,, is the electron fluency across the Si/SiO2, rather than Hf02/Gate, interface, 
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Nim Jgm x tw/q + OVG x Cox/q, (3.1) 
where Jgm is the measured gate current density per unit area, q one electron charge tw 
the pulse width or stress time, Co,, the gate oxide capacitance per unit area and OVG the 
shift caused by trapping. It should be pointed out that the Ni. in Eq. (3.1) is the fluency 
of electrons injected into the gate dielectric, rather than exiting from the dielectric. 
The inclusion of the second term in Eq. (3.1) is essential, since it makes 
substantial contribution at low injection level Ni.. Without it, the trapping probability 
can be higher than unity [Lerou041. The derivation of Eq. (3.1) is given in the chapter 2 
section 2.3.3. Fig. 3.2a shows that the trapping measured by the pulsed ID-VG is 
significantly higher than that by the DC ID-VG confirming early observation in Fig. 3.1. 
For this figure, the DC ID-VG measurement took 1.9sec. When the pulsed ID-VG was 
used, trapping was measured from the falling edge of the pulse and the falling time was 
30µs in Fig. 3.2. Because of the longer time used for the DC ID---VG, considerable 
detrapping occurs during the measurement. To support the above explanation, the 
falling time of the pulsed ID-VG is gradually increased in Fig. 3.2b. Although the 
trapping is insensitive to the falling time between 3 and 30µs, it is clear that further 
increase of measurement time leads to a substantial loss of trapped charges and the 
results are approaching those by the DC ID-VG in Fig. 3.2a. It is concluded that the DC 
ID-VG underestimates the trapping level in Hf02/SiO2 stacks. A 30µs rising and falling 
time will be used for pulsed ID-VG, hereafter. 
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Fig. 3.2 Dynamic behaviour of electron trapping measured by different techniques. The symbol `o' 
in (a) and data in (b) were measured by the pulsed ID-VG with VG increasing in a step of 0.1 V for 
each point. The pulse falling time, tf, is 30µs in (a) and different tf was used in (b). Other symbols in 
(a) were obtained by the traditional DC ID-Vr,, after electron injection under a VG shown in (a). The 
solid and dotted lines were fitted with Eqs. (3.21)& (3.22), respectively. 
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Since most of the high-k devices will operate at elevated temperature, it is of 
interest to study the effect of temperature on trapping. Fig. 3.3a compares the trapping at 
25°C with that at 110°C. The trapping is clearly less efficient at 110°C. This, however, 
does not mean that trapping will be less severe at 110°C. For a given time, higher 
current at 110°C (inset of Fig. 3.3b) will result in higher electron fluency, Nmj, in 
Fig. 3.3a. When N;,, j at 110°C was calculated by using Jg(25°C), Fig. 3.3b shows that 
there is little difference in trapping at these two temperatures. 
Figs. 3.3a&b suggest that trapping depends not only on how many electrons are 
passing through the oxide, but also on how they pass through. It appears that the 
tunneling electrons are more efficient in filling the traps than the electrons through trap- 
assisted Poole-Frenkel type of conduction. If this is true, one expects that trapping 
should also be insensitive to the stress-induced leakage current (SILC), since SILC is 
through trap-assisted conduction (TAC). 
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Fig. 3.3 Trapping at different temperatures. Data for a VG given in (a) were measured by changing 
pulse width. In (a), Jg(110°C) and Jg(25°C) was used to calculate N at 100°C and 25°C, 
respectively. In (b), Jg(25°C) was used to calculate N;,,; at both l10°C and 25°C. 
Fig. 3.4a shows the gate current density before and after generating SILC. 
Figs. 3.4b&c give the trapping with and without taking SILC into account when N;,, j was 
calculated. It is clear that SILC contributes little to the trapping. It is not fully 
understood why trapping is insensitive to TAC, but some speculations can be given. 
There can be four possible explanations. First, traps participating in TAC will inevitably 
have a higher detrapping rate through hopping/tunneling. This leads to lower trapping. 
Secondly, it has been shown [Degra041 that the energy depth of generated traps is 
relatively deeper than that of as-grown traps 
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Fig. 3.4 Effects of SILC on trapping. (a) shows the Jg before and after creating SILC. (b) and (c) 
show the trapping with and without taking SILC into account when Ninj was calculated, 
respectively. 
The electron hopping through these generated traps (i. e., SILO) will not fill the 
as-grown traps of a higher energy, as schematically shown in Fig. 3.5a. Third, it is well 
known that oxide breakdown is a local phenomenon. As a precursor for the breakdown, 
SILC will not be uniform either at a microscopic scale. Although a large number of 
electrons can go through the localized path, traps outside of this path will not be filled 
by them, as illustrated in Fig. 3.5b. Finally, generated traps can be more uniformly 
distributed in the direction between the gate and the 'substrate than the native traps. A 
small number of generated traps can give a significant SILC. For example, although 
there is no as-grown trap in the interfacial Si02 layer, traps can be created within it, 
which should enhance SILC, more detail work will be given in section 3.4.2. 
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Fig. 3.5 Schematic illustration on why SILC contributes little to filling traps. (a) shows that the SILC 
can occur at an energy level deeper than that of as grown traps. (b) shows that traps can be outside 
of the localized conduction path. 
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To assess the location of traps in H102, five Hf02 layers were prepared by 
ALCVD with a physical thickness of 1.8,2.0,2.5,3.0 and 4. Onm, respectively. All other 
processing steps are the same for these five samples. Before Hf02 deposition, there is a 
0.4nm chemical oxide. To activate the source and drain, a 1000°C, 1 sec anneal was used. 
This results in a 1.7nm HfSiO interfacial layer (IL), equivalent to a 0.9nm Si02 layer 
[Schr051. The sample has a metal gate, consisting of IOnm TaN capped by a 70nm TiN 
layer. The size of nMOSFETs is 0.25µm in length and 10µm in width. 
Several techniques can be used to measure traps in Hf02. One of them is the 
frequency charge pumping [Degra031, [ZahM05]. Here, the measured traps must be so 
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close to the substrate that tunneling happens within one pulse width of gate voltage, VG. 
Since traps sufficiently away cannot be probed, we do not use this technique here. Traps 
can also be measured from the shift of gate voltage for a given drain current. This 
requires the filling process being periodically interrupted to record transfer 
characteristics. 
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Fig. 3.6 Typical behavior of electron trapping. The inset schematically shows the gate pulse applied 
with t, =tp101& and t,., =231&. The trapping induces a shift in the gate voltage, AVG, between the two 
lo-VG recorded during the rising and falling edges of the gate pulse. Each open symbol was 
obtained by applying one gate pulse Ni,, 1 is the number of electrons injected into the gate dielectric. 
The lowest N1y for the open symbols was obtained by setting VG=1.6V during t,,,. The VG at trop was 
increased with a step of 0.1 V and the highest N14 was obtained with VG=SV during trop The trapped 
electrons were then detrapped and the filling starts again by resetting VG =1.6V during t,.,. The 
trapping obtained during the second filling is represented by the filled symbols. The good agreement 
between the open and filled symbols indicates that trapping is dominated by as grown traps. The 
thickness values given on the figure are for the Hffl2 layers. 
Traditionally, transfer characteristics were measured under quasi-DC conditions. 
It has been shown in the section 3.2.2 that significant amount of trapped electrons are 
lost during the DC measurement and trapping level is underestimated. To overcome this 
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difficulty, the `pulsed ID--VG `technique introduced previously will be used again here. 
A gate pulse, illustrated by the inset of Fig. 3.6, was applied and traps were filled during 
the peak period, ttQ,. This led to a `hysterisis', OVG, in the ID-VG recorded during the 
rising and falling edges of the gate pulse, as shown by the inset of Fig. 3.6. 
-IAA2 
Since the objective of this work is to assess the location of as-grown electron 
traps in Hf02, the contribution of generated traps to trapping should be negligible. This 
is confirmed by Fig. 3.6. After stressing and filling traps, the trapped electrons were 
detrapped and then filled again (i. e. the second filling). If the contribution of generated 
traps to trapping is considerable, it should result in an enhancement in trapping during 
the second filling [ZhangJ01]. This is not observed in Fig. 3.6 and, consequently, 
trapping is dominated by as-grown traps. 
Ideally, one would like to fill and measure 100% of as-grown traps. Test 
conditions have to be selected carefully for this task. To start, VG used for filling the 
traps must be sufficiently high. It has been reported that the as-grown electron traps 
have an energy level of 0.5-0.8eV below the bottom edge of the Hf02 conduction band 
[Xu02]. If VG is too low, tunneling electrons can be below the trap energy level, making 
the trap filling difficult, as illustrated by the inset of Fig. 3.7 
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Fig. 3.7 Dependence of trapping on the gate voltage applied during filling, Va For an electron 
fluency of Ni p10'7cni 2, the filling is insensitive to VG when VG 2 2.4V Nij=10 7cm-2 could not be 
reached for VG < 2.4V due to the limited pulse duration provided by the pulse generator used here. 
An electron fluency of Ni, p 1015Cni 2 can be reached by lower voltages and the trapping reduces when 
VG drops below 2.5V. The inset shows that electron energy can be below the trap energy level (dashed 
line) at low Va The sample has a 4nm HJU2. 
In this case, the filling across the HID2 is not uniform and more traps will be 
filled at higher VG for a given electron fluency, which is not desirable. To simplify the 
experimental condition, VG should be high enough, so that electron energy is above the 
trap energy level and the filling will not be sensitive to VG. Fig. 3.7 shows that this 
requires VG > 2.5V approximately. We will assess the trap location by filling at VG >_ 3V. 
The insensitivity of trapping to VG when VG > 2.5V indicates that trapping is not 
affected by the electron energy, once it is above the trap energy level. To fill as many 
traps as possible, we would like to have an electron fluency sufficiently high for the 
trapping to reach saturation. Fig. 3.8 shows that saturation is obtained at an electron 
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fluency of 1017cm 2. The location of traps will be assessed at this level of electron 
fluency. 
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Fig. 3.8 Effects of measurement time on trapping. tf is the falling time of gate pulse, during which the 
trapping is measured The rising and falling time is the same and the duration for the peak is set at 
trop 2.33tf (see the inset of Fig. 3.6). An increase of tf beyond 1010 leads to a progressive reduction of 
trapping. tf =10µr will be used for the rest of this work, The peak value of gate pulse is the same as 
those used in Fig. 3.7 The sample has a 4nm H, f02 here. 
Care must be exercised in controlling the detrapping after filling. When the 
measurement time increases from 2µs to 10µs, Fig. 3.8 shows that trapping changes little, 
indicating detrapping is negligible during measurement. When the measurement time 
increases beyond 10µs, however, trapping reduces progressively, because of detrapping. 
A measurement time of 10µs is chosen here for assessing trap location. 
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After selecting the appropriate test conditions, it is the time for assessing the trap 
location. Figs-3.9a &b show the gate voltage shift, OVG, recorded at a filling electron 
fluency of 1017cm 2 as a function of Hf02 thickness, XHf. 
Trapping is insignificant for the thinnest Hf02 (XHf=1.8nm), agreeing with early 
observation [Bers041. An increase of Xfif results in higher OVG. If one assumes that the 
traps are located at the Hf02/HfSiO interface, OVG is related to XHf by [Sze81 ], 
qX Hf Q OVA 
yak 
(3.2) 
where Q is the area density of trapped charges and k is the high-k dielectric constant. 
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Fig. 3.9a An assessment of as grown electron trap location. The gray area of the insets show the 
assumed trap location for each case. The 4VG, symbols "p"; was measured at an electron fluency of 
l017cni 2. The peak value of gate voltage used is 3.0,3.6,4.0,4.4, and 4.7V for the 1.8,2.0,2.5,3.0 
and 4. Onm NJ02 layers, respectively. The solid straight line was obtained by fitting the data with Eq. 
(3.2) and the extracted area density (Q) is given on the figure. The dashed-dotted and solid curves 
were obtained by fitting with Eqs. (3.3) and (3.4), respectively The extracted volume density, ps is 
given on the figure for each case. 
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Fig. 3.9a shows that this linear relation between OVG and XHf does not agree with 
the measured data. It is ruled out that the traps are concentrated near the Hf02/HfSiO 
interface. 
If one assumes that the traps are uniformly distributed throughout Hf02 with a 
volume density of p, the relation between AVG and XHf becomes, 
R'X 1P AVG -- 2Eok 
(3.3) 
Although this is closer to the measured data than Eq. (3.2), the mismatch shown 
in Fig. 3.9a is still too large to be acceptable. There are three possible reasons for this 
mismatch: 
There can be a region of negligible trapping with a thickness of tg from the 
HfSiO interface, as shown by the inset of Fig. 3.9a. 
One may speculate that Hf02 can be modified in this region by interacting and 
mixing with the interfacial layer. If some silicon atoms enter this region, as-grown 
electron traps can be reduced, since they are negligible in Hf-silicates. The relation 
between OVG and XHf becomes, 
OVG = 
q(XHf -ts)ZP 
2e0k 
(3.4) 
Fig. 3.9a shows that this assumption agrees well with the test data and the fitted tS 
is 1.3nm. 
A region of negligible trapping with a thickness of 'tg' can be located near the 
gate. The relation between AVG and XHf becomes, 
_ -q(XHf 
-tg)P EVA 
2Eok (3.5) 
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4.5 
Fig. 3.9b An assessment of as-grown electron traps location. The gray area of the insets shows the 
assumed trap location for each case. The AVc, symbols "p", was measured at an electron fluency of 
1017cm 2. The peak value of gate voltage used is 3.0,3.6,4.0,4.4, and 4.7V for the 1.8,2.0,2.5,3.0 
and 4. Onm HJ02 layers, respectively. The solid and dotted curves were obtained by fitting with Eqs. 
(3.5) and (3.6), respectively. The extracted volume density, g is given on the figure for each case 
Fig. 3.9b shows that this assumption also agrees with test data with a fitted tg of 
1.8nm. There are two possible explanations for the negligible trapping. One is the lack 
of traps, because Hf02 near the gate can be modified by interacting with metal. The 
other is that traps sufficiently close to the metal cannot be filled steadily due to efficient 
tunneling to the gate under a positive VG. A conclusion cannot be reached here. 
Since the test data do not allow us to rule out anyone of the above two cases, it is 
possible that both interfacial regions with negligible trapping exist simultaneously. AVG 
is now related to XE, f by, 
9[(X Hf - is)2 - tg ]P AVG - 2e k (3.6) 0 
The extracted is and tg is lnm and 0.6nm, respectively. 
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Finally, it should be pointed out that the pulsed ID-VG technique used in this 
work has a measurement resolution of 0.05V for OVG. This imposes a detection limit 
around 1019cm 3 for traps. The phrase `negligible trapping' here means trapping is 
below this limit. It is reported that traps in the interfacial layer are at 1019cm 3 or lower 
and trap density drops sharply when moving away from the Hf02 [H6061. This agrees 
with the present findings. It is also worth of pointing out that the present results do not 
give detailed trap distribution in Hf02. It cannot be ruled out that p is actually changing 
in the central region of Hf02, so long that its electrical effect is equivalent to a constant 
P. 
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To assess the capture cross section of electron traps, it is desirable to select a test 
sample with a large amount of as-grown traps. In section 3.2, it is shown that the 
effective density of as-grown electron traps in a 4nm ALD Hf02 is in the order of 
1013cm 2. The 4nm ALD Hf02 was chosen as the test sample in this work, therefore. 
The physical vapour deposited (PVD) metal gate consists of a 10nm TaN layer capped 
by a 70nm TiN. Before H102 deposition, there was a 0.4nm chemical oxide. To activate 
the dopant, a 1000°C and I sec anneal was used. The TEM analysis shows that there is 
an interfacial layer (IL) of 1.7nm, which contains Hf-silicate [Schr051. At the end of the 
processing, a forming gas anneal was carried out at 520°C for 20min. 
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The equivalent oxide thickness of the stack, EOT, is 1.75nm. The size of 
nMOSFETs used is 0.25µm in length and 10µm in width. 
: Uý ýý NOWN All" 
In Chapter 2 section 2.3.2 the test condition was discussed The pulsed ID-'VG 
techniques was presented to be suitable for the capture cross section analysis but before 
carrying out a detailed analysis of experimental data, it is important to confirm their 
reproducibility. The experiment step described in chapter 2 section 2.3.2 was repeated 
on three different MOSFETs and the results are shown in Fig. 3.10 
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Fig. 3.10 Typical results of as grown electron trapping. The electron fluency, N,,,,, was obtained from 
Eq. (3.1), based on the gate current density given in Fig. 3.11. Each point corresponds to one AVg in 
Fig. 2.8 in chapter 2 section 2.3.2 and was obtained by applying one pulse to the gate. The t,,, p and tf 
was fixed at 231& and 10/ßs, respectively. To increase N,,,,, the gate bias amplitude was increased 
progressively by a step of 0.1 V, starting from VG=1.6V. The same tests were carried out on three 
devices and the results are represented by the three sets of symbols. The sample-to-sample variations 
are insignificant. 
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Note also that to assess the impact of gate materials and related processes on 
electron trapping, limited tests were carried out on poly-si gated MOSFETs with the 
same Hf02 thickness. The poly-si gated devices have an initial I nm chemical oxide and 
the dopant activation was at 1000°C for IOsec, resulting in an EOT of 1.8nm. To further 
explore the effect of fabrication techniques on electron trapping, a 2nm H102 was also 
prepared by physical vapour deposition (PVD). The oxidation was at 600°C for 5sec, 
followed by a post deposition anneal at 700°C in N2 for 60sec. 
The trapping is shown in Fig. 3.10 and the gate current density Jgm is plotted in 
Fig. 3. l 1. Fig. 3.10 and Fig. 3.11 show that the sample-to-sample variation is acceptable. 
As a result, the quality of the data is good enough for extracting electron capture cross 
sections. All measurements were at room temperature. 
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Fig. 3.11 The measured gate current per unit area against gate biases. Here, the measurement of 
each point took approximately 0.15sec, which was much longer than the pulse period used in 
Fig. 3.10. The same measurements were made on three devices and the sample-to-sample variations 
were small. 
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Fig. 3.12 compares electron trapping in samples of different gates. Although 
trapping in metal-gated samples is lower, the impact of gate materials is modest. Since 
the industrial attention is focused on metal gates at present, attention will also be 
concentrated on metal-gated samples hereafter. 
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Fig. 3.12 Effects of gate materials and measurement techniques on electron trapping. Changing gate 
from poly-si to metal leads to a modest reduction of trapping, but the overall features remain the 
same. The t, op and tffor pulsed measurement 
is 231& and 1Op, respectively. Trapping is significantly 
reduced through detrapping during the quasi-dc measurement. The solid line was obtained by fitting 
with Eq. (3.24). The gate voltage used for the quasi-dc measurement is: `O'--2V; `d'-2. SV; 'E3 
3V, ` *'---3. SV; '+'---4V 
As mentioned earlier, when the trapping in Hf02 was assessed from the shift of 
quasi-dc transfer characteristics in the subthreshold region [ZhangW021, the 
measurement can take seconds and Fig. 3.12 shows that trapping is substantially 
underestimated through detrapping. If these quasi-dc data are used for extracting capture 
cross sections, a value in the order of 10"19cm2 is obtained, which agrees well with that 
reported in early works [Zafar031, [Bers041 and indicates that capture cross section is 
not sensitive to the difference in samples used by different groups. However, a 
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CHAPTER 3 CHARACTERIZATION OF AS GROWN ELECTRON TRAPS 
comparison with the pulsed data clearly shows that the detrapping during quasi-dc 
measurements leads to a severe underestimation of the capture cross section. The 
question is how fast the pulse has to be to suppress detrapping. 
2 
1.5 
1 
a 
0.5 
0 
Nim=1017/Cm2 
tf=30µs ýýý` 
1 100 10000 
tf (P S) 
Fig. 3.13 Dependence of trapping levels on the pulse falling time, tF The electron fluency was fixed at 
1017cni-2. When tf is higher than 30µs, an increase of tf enhances detrapping, which in turn reduces 
the trapping. For tj30µr, detrapping in not important and trapping is insensitive to If 
For the pulsed ID-VG technique, the delay between trap filling and measurement 
is controlled by the falling time, tf, of the pulse. Tests were carried out to assess the 
impact of tf on trapping. For a given Ni,,,, Fig. 3.13 shows that trapping indeed reduces 
substantially for long tf through detrapping. However, trapping is insensitive to tf for 
tf<30µs. This indicates that detrapping becomes insignificant when tf<30µs for the 
sample used in this work. tf-ý-10µs is selected for the rest of this work. 
&43 TWMA " 
To determine the capture cross section, the electron fluency must be known. One 
way for obtaining the fluency is measuring the transient gate current during the gate 
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pulse and integrating it against time. Unfortunately, in practice, this small and transient 
gate current could not be measured at present, since the parameter analyser is too slow. 
The Jgm measurement in Fig. 3.11 took about 0.15sec, while the typical transient is in the 
order of microseconds. Electron trapping reduces the electrical field near the cathode 
and, consequently, leads to a reduction of the gate current [ZhangJ92). Fig. 3.10 shows 
that trapping can induce a gate voltage shift over IV. An inspection of Fig. 3.11 shows 
that, for this amount of reduction in VG, Jam, can be reduced by two orders of magnitude. 
As a result, there will be a large change in the gate current when a pulse is applied to the 
gate. Initially, there is no trapping and gate current will be high. As trapping 
accumulates, gate current will approach the Jgn, shown in Fig. 3.11. 
The Ni. in Fig. 3.10 was calculated from the measured gate current density, Jg., 
by using Eq. (3.1). Here, the assumption is that the gate current is a constant during the 
pulse and equals to its value shown in Fig. 3.11. This will lead to an underestimation of 
electron fluency, because the transient high current was not taken into account. In this 
section, efforts will be made to reduce the error in Ni,,,. Since the transient gate current 
cannot be measured, a first order estimation will be made by numerical simulation. 
3.4.3.1 Numerical modeling of gate current without trapping 
Under a given gate bias, electrons can tunnel through the thin dielectric stack 
with or without the assistance of traps [HoussaOll. The current caused by trap-assisted- 
tunnelling (TAT) will not be considered here, since it does not contribute to trapping, as 
shown in section 3.2.3. Without TAT, tunnelling current per unit area from the substrate, 
Jg, can be evaluated by [ZhaoY041, [GovoO4], [Yang99], 
Jý = qj] NýTfi 
ij 
(3.7) 
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The simulation can be broadly divided into four steps. First, one must know the 
density of charge carriers available for tunnelling, N; j, from the inversion layer in the jt' 
energy sub-band of the i`h valley [YZhao041, [Govo041, [Yang99]. Second, the 
potential profile in the dielectric is determined, since tunnelling probability, T; j, is 
sensitive to it. T1 is then calculated based on the Wentzel-Kramers-Brillouin (WKB) 
approximation. Finally, the impact frequency at the dielectric/substrate interface, f j, is 
calculated and the Jg is obtained from Eq. (3.7). More information for each step is given 
below: 
Calculation of N; j and E; 3: To start the simulation, we chose the substrate surface 
potential, V, as the input parameter. The corresponding Nij and the sub-band energy 
level, E; j, were obtained by solving the following equations numerically [ZhaoY041, 
[Govo041, 
2- 
E 
2m 
(A; 
4Fe )3 , (3.8) 
Z, 
and 
Ni = A2 
)giMdi 
In 
[I 
+ exp 
EFkT 
(3.9) 
where h =h/(21c) and h is the Plank's constant, m, ,j 
is the effective mass in the ih 
valley, Feff is the effective electrical field strength, and A3 originates from the j`h zero of 
the Airy function, 
Aj r- 
3 4j 
+3 with j=0,1,2.... (3.10) 
In Eq. (3.9), k is the Boltzmann's constant, T the temperature, md; the density-of- 
states effective mass, g; the degeneracy of the ih valley, and EF the Fermi level. The 
values of g;, mZ1, and md; used for the calculation are given in Table I. 
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g. Govo04 mJ Govo04 (ice? ) indi[GovoO41 (m ) 
i=0 2 0.916 0.190 
i=l 4 0.190 0.17 
Table 1 Parameters used for the t valley of Si conduction band mo is the free electron mass. All 
other symbols are defined in the text The data were taken from the references in the square 
bracket. 
Determination of potential drop in the dielectric and gate voltage: Once the N; j is 
known, the total carrier density in the inversion layer, Ni,,,, can be obtained by summing 
up N; j in all subbands. The total potential drop over the oxide, V°ox, is given by 
[ZhaoY041, 
VI = 
q(Nd l+ Ni,, V)EOT ox 
EWA 
(3.11) 
where Ndcpi is the charged dopant per unit area in the depletion layer and the 
superscript `o' represents trapping-free. The equivalent oxide thickness, EOT, is 
evaluated by, 
EOT= tILeSiO2 l AIL +tHfMeSi02 / EHfC2 5 (3.12) 
where ssio2, EIL, and EHfO2 are the dielectric constant of Si02, the interfacial layer 
(Hf-silicates), and Hf02, respectively. tHf02 and tIL is the thickness of Hf02 and the 
interfacial layer, and F-o is the permittivity of free space. The voltage drop over each 
layer of the stack (see Fig. 3.14) is determined from, 
VO=v0 ox 
t 
/L 
E SIO 2 (3.13) 
f' EOT E rL 
and 
VH1m vVý" (3.14) 
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The gate voltage is evaluated by, 
Vg = VS +V° + yfs, 
where yr,. is the work function difference. 
(3.15) 
Evaluation of Twi m: Once the potential drop over the dielectric is known, the 
tunnelling probability can be evaluated. As a first-order estimation, T; 1 is evaluated 
based on the WKB approximation [Yang99], 
Ttý =T ý; Y TR, j (3.16) 
where TR; j is a correction factor, taking into account of reflections at interfaces due to 
energy band discontinuities and its calculation can be found in [Yang99]. The WKB 
tunnelling' probability, Tw ; j, can be expressed as [Yang00], 
-2 2m x TwKßý; = ex h 
oX Jjb(x) -E, dx , (3.17) 
where m is the effective mass of tunnelling electrons in the oxide and c(x) is the 
bottom edge of conduction band in the oxide. As shown in Figs. 3.14a-d, there are four 
possible cases for electron tunnelling. 
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- ---- ---- 
Ec e13-eK Ec ýe 
1 ý4nm 
Si t Hf02 t IL 
TaN Hfl 2 SiHfO 
t 
-1.7nm 
{a} (b) 
OD kE 
0 
Ec aV IL 
ee w ........... 
44 x -- ---------- 0 
E Fm 
qV Hf02 
(c) (d) 
Fig. 3.14 Schematic energy band diagrams for different tunnelling regimes. The gate bias increases 
from the case (a) to (d). (a) shows direct tunnelling through both HJ02 and interfacial layers (IL). (b) 
is the case where electrons emerging from the conduction band of HJUr (c) illustrates that electrons 
only tunnel through IL directly. Finally, Fowler-Nordheim (FN) tunnelling occurs through the IL in 
(d). O in (b) is the conduction band offset between HJ02 and silicon. 
Fig. 3.14a shows direct tunnelling through both dielectric layers at low VG. An 
increase of VG leads to electron emerging from the conduction band of Hf02 (Fig. 3.14b). 
Fig. 3.14c illustrates that electrons only tunnel through the interfacial layer directly at 
higher VG. Finally, Fowler-Nordheim tunnelling through the IL occurs (Fig. 3.14d). 
Calculation of the Jg: The impact frequency at the dielectric/substrate interface 
in Eq. (3.7) is calculated from [ZhaoY041, [Govo04], 
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E ;ý f;, 
2A 
Jh 
(3.18) 
Finally, Jg is obtained from Eq. (3.7). The gate current, I., is obtained from the 
product of Jg with gate area. We found that the Ig is dominated by the first sub-band in 
the two valleys. Higher sub-bands have lower N13 and contribute little to Ig 
The result is presented in Fig. 3.15 below. 
10-2 
10-4 
10-6 
10'8 
10-10 
1 Case 'c' : Case 'd 
Case 'b' 
iý, -- 
trop=0µs 
tcop=1.4µs 
te0P=2.3µs 
- ttop, =3.4µs 
+ tt, p=4.6µs 
-e- teop=7µs 
Expe imental data mattop=23µs 
2345 
V9 (V) 
Fig. 3.15 A comparison of the measured and calculated gate currents with various pulse time, try The 
solid curves are guides-for-the-eye. The top curve (try 0) represents the trapping free case. The range 
of VG corresponding to each tunnelling regime of Figs. 3.14b-d is marked out for t, ß=0. The case 
corresponding to Fig. 3.14a is not shown, since it occurs at VG<2V An increase of either VG or trop 
leads to a decrease of I, and it is clear that trapping can reduce I. substantially. At high VG and top, 
trapping saturates and, consequently, the difference between the measured and calculated Ig 
disappears and I,, becomes insensitive to t,. p 
The top-curve is for the trapping free case, while the cases with trapping will be 
described in the next section. The parameters used for the simulation are given in Tables 
1 and 2. It should be noted that we have a Hf-silicate interfacial layer [Schr051 and the 
energy barrier height at the IL/substrate interface, 4B, and the effective electron mass, 
mIL, were not known. 4B was set at 2.35eV and mIL at 0.45mo, so that the calculated Ig 
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agrees with the measured Ig, when trapping is insignificant at VG=2V. rna is the free 
electron mass. Since OB=3.15eV for Si02 and 1.5eV for Hf02,4B=2.35eV is reasonable 
for Hf-silicates. mIL=0.45mo is also acceptable for Hf-silicates, because of 
mHfo2=0.18mo and ms; o2=0.5mo [Govo041. 
[ScII rot[ 
W- (V) Eu 
[Schro5i 
FAZ 
[Schr03[ 
tn. (nm) 
[ScbrO3[ 
ttwz(am) 
[Schr(5) 
EOT(em) $, (. A. ) 
(Z6aoY041 
$ (e\') mu. (m<) 
[HonYß3l 
mxclm) 
[Golo04, Yan@99j 
NA(cm') 
-0.55 6.84 20 1.7 4 1.75 L35 1,5 0.45 0.18 5x103' 
Table 2 Parameters used for calculating gate current through the HfO2/H, JSiO stack ¢k is the 
conduction band offset between HJ02 and silicon. NA is the substrate doping density. In equation 
(3.17), the effective electron mass m., is replaced by myf2 and mIL in the HJ02 and interfacial layer, 
respectively. All other symbols are defined in the text The data were taken from the references in the 
square bracket. tai=6.84 was obtained from Eq. (3.12) to give an EOT of 1.75nm. 0 and mfg were 
selected so that the calculated I. agrees with the measured value when trapping is insignificant at 
V=2V. 
The voltage range corresponding to each tunnelling case illustrated in 
Figs. 3.14b-d is marked out on Fig. 3.15. The direct tunnelling through both layers 
(Fig. 3.14a) cannot be seen from Fig. 3.15, since it occurs at a voltage less than 2V. 
When electrons entering into the conduction band in H102 (Fig. 3.14b), the current rises 
rapidly with voltage. As VG reaches 3V approximately, electrons only directly tunnel 
through the IL (Fig. 3.14c). Since the tunnelling distance does not reduce for higher VG 
in this case, lg rises relatively slowly, which explains the smaller log(Ig)-VG slope in the 
case `c' shown in Fig. 3.15. Finally, Fowler-Nordheim (FN) tunnelling takes place 
through the IL when VG> 4.4V. 
Fig. 3.15 clearly shows that the calculated Ig by assuming trapping-free can be 
two orders of magnitude higher than the measured Ig, where trapping took place. This 
confirms our expectation and we will attempt to estimate the Ig in the presence of 
trapping next. 
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3.4.3.2 Numerical modeling of gate current with trapping 
Although many articles were published on the calculation of electron tunnelling 
through high-k/IL stacks [ZhaoY041, [Govo041, [Muda00], tFanY021, there is hardly 
any work that was carried out in the presence of transient trapping. When trapping 
occurs, the potential distribution profile in the dielectric changes with time. The main 
difficulty is how to estimate this transient distribution. It is overcome here by 
experimentally measuring the AVG induced by trapping and some typical results are 
given in Fig. 3.16. Once the AVG at a given bias and time is known, a first order 
estimation of the potential distribution and the corresponding gate current can be made, 
as described below. 
1.4 
1.2 
1 
Z 0.8 
cri 
ä 0.6 
0.4 
0.2 
0 
Symbols: 
measured data o 
Solid lines: 
fitted functions tthp=2.3µs 
tt p=23s 
tt. p=1.4µs 
o 
ttop=4.6µs 
1.5 2.5 3.5 4.5 5.5 
V9 (V) 
Fig. 3.16 The electron trapping when different gate voltages were applied for a time of t op. The solid 
lines are fitted functions. An increase of either voltage or trop enhances trapping. 
To determine the potential distribution in the dielectric for a given AVG, the 
spatial distribution of trapped charges is required. Unfortunately, this information is not 
available at present. Since it is known that as-grown electron traps are negligible in Si02 
[Lerou041, [ChangM061 and Hf-silicate [Shan031, the traps must locate either at the 
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Hf02/IL interface or in the bulk of Hf02. By examining how trapping depends on the 
Hf02 thickness, we can rule out that traps are concentrated at the Hf02 IL interface as 
demonstrated in part 3.3.3 [SimO5], [ZhangJ061. Early work [Reim051 also indicates 
that trapping occurs in the bulk of Hf02. As a first order estimation, we assume that the 
centroid of trapped charges is at the middle of Hf02 layer. 
For a given V., 
before qVIL Ec 
17 
and -ý-- 
after 
______ 
VqVsT 
electron f ----- --__ 
trapping. 
Hf02 
tiros ' tIL 
Fig. 3.17 Schematic energy band diagram, showing the effect of electron trapping on potential 
distribution for a given substrate surface potential The charge centroid is assumed being at the 
centre of Hfn. The dotted and solid lines represent the cases without and with electron trapping, 
respectively. Trapping leads to an increase in the electrical field near the gate. 
The calculation follows the same procedure as that without trapping, apart from 
the evaluation of potential drop in the dielectric. Here, the presence of trapped charges 
must be taken into account. As shown in Fig. 3.17, for a given substrate surface potential, 
Vs, trapping in Hf02 does not affect the potential drop over the IL, but increase the 
voltage drop over Hf02. 
The total potential drop over the stack is now, 
VG = VV +A VG . (3.19) 
ih'. I's"' ý fi'`. J'z () t e.,. 
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When there is no trapping, V°G is fixed for a given V. Since trapping increases 
with time, OVG and VG will be a function of time for a given VS now. As a result, to find 
a definitive OVG and VG, one has to fix both VS and time. 
As expected, Fig. 3.16 shows that an increase of either gate voltage or time (ttop) 
results in higher trapping. Once VS and trop are fixed, V°G is known and we can set AVG 
at a guessed initial value. This will give us two VG: one from Eq. (3.19) and the other 
from the relevant curve in Fig. 3.16. If these two VG do not agree with each other, OVG 
will be adjusted until their difference becomes negligible. Fig. 3.15 shows the calculated 
Ig in the presence of trapping. For a given ttop, at relatively lower VG, trapping is 
negligible and Ig agrees with the trapping-free value. An increase of VG enhances 
trapping and brings down Ig. For a given VG, an increase of trop leads to higher trapping 
and lower Ig" It is important to note that when VG and trop are sufficiently high, the 
calculated Ig agrees with the measured value and becomes insensitive to trop. This is 
because trapping reaches saturation now, as shown in Fig. 3.10, so that Ig becomes 
insensitive to ttoP. The reasonable agreement between the measured and calculated Ig at 
saturation makes us believe that the calculated Ig is acceptable as a first order 
approximation. 
MA Clptm vt w «he 
3.4.4.1 Electron fluency estimation 
To determine the capture cross section of electron traps, electron fluency must 
be known. From Fig. 3.15, the transient gate current for a given VG can be obtained. One 
example is shown in Fig. 3.18 for VG=3.5V. As expected, Ig can drop by two orders of 
magnitude before reaching the measured value. 
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When electron fluency, N; m, was calculated from Eq. (3.1) based on the measured 
gate current, its 1st term is schematically represented by the grey region in Fig. 3.18. 
10, 
10, 
Q 
Lx 10$ 
10'' 
0.0 
Fig. 3.18 The calculated transient gate current when VG=3. SV was applied to the gate. For 
comparison, the measured IR is also shown. Trapping reduces I. by two orders of magnitude and the 
substantial reduction occurs within microseconds. The grey area schematically represents the 1" 
term of Eq. (3.1), where the measured gate current was used to determine the electron fluency and 
the transient of Ig was not taken into account The striped area schematically shows the Is` term of 
Eq. (3.20), where the transient gate current was used to calculate electron fluency. Note the 
logarithmic scale for the current. 
By integrating the transient Ig against time, a more accurate electron fluency, N; c, 
can be obtained by, 
rap 
Jigdt 
._°+ 
AVKE1il02E° 
N 
qLW tfff, Z/2 5 (3.20) 
where L and W is channel length and width, respectively. The 1st term of 
Eq. (3.20) is schematically represented by the striped region in Fig. 3.18. 
In Fig. 3.19, the trapping-induced OVg is plotted against both Ni, and N;,. At low 
fluency, trapping is negligible and there is little difference in these two. As the fluency 
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and trapping increase, Ni, can be over one order of magnitude larger than Ni,,,,. In the 
saturation region, the relative difference between Ni,. and Ni, reduces, because the 
transient period of Ig becomes relatively less important 
1.4 
1.2 
1 
s o. 8 
ä 0.6 
0.4 
0.2 
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Fig. 3.19 A comparison of electron fluency calculated with and without taking the transient of gate 
current into account. For the symbol `o' and `o', the same data were used for the vertical axis, 
AVG, but different data were used for the horizontal axis. The symbol `o' was plotted against N;,,  
calculated from Eq. (3.1) without taking the transient of gate current into account The symbol `o' 
was plotted against N,, calculated from Eq. (3.20) where the transient gate current is used. It shows 
that Nk can be one order of magnitude higher than N,,,,. The dotted and solid lines were obtained by 
fitting the data with Eq. (3.23) when using one and two discrete capture cross sections, respectively. 
The dashed line is obtained by fitting the data with Eq. (3.24), assuming there is a distribution of 
capture cross sections. 
3.4.4.2 Capture cross section extraction and trapping kinetics 
We would like to assess the trapping kinetics measured by the pulsed ID-VGin 
Figs. 3.2-3.4 and the range of capture cross sections from a direct observation of the data 
in Fig. 3.19. 
Figs. 3.2-3.4 has several features. First, substantial trapping occurs before the 
electron fluency, Ni,, j, reaches 1014cm 2. This indicates that there are traps with an 
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effective physical size in the order of 10-14cm2 or larger. Second, the trapping clearly 
saturates for Nij>1016cm"2, approximately. As a result, no traps smaller than 10-16cm2 
were observed. Third, there is a `shoulder', as illustrated in Fig. 3.3b. This `shoulder' 
does not originate from the use of different Vg, since Fig. 3.3 shows that the trapping at 
a given N;,, j is insensitive to Vg where the `shoulder' appears. After considering all 
models proposed in the past [ZhangJ92], it is concluded that this `shoulder' behavior is 
a signature of the 1s` order trapping kinetics with two well separated capture cross 
sections, namely, 
tV G=V 1[ 1-exp(-ß 1N, nJ)]+V2 [ 1-exp(-ß2Nij)] " (3.21) 
The extracted capture cross sections, al and 62, are in the order of 10"14_10- 
13cm2 and 10'16-10-15cm2, respectively. The effective saturation density corresponding 
to aI and 02 is estimated at 1013cm"2 and 7x1012cm"2. 
Early work [Degra03] estimated that the traps responsible for breakdown had a 
size of 0.8x10-14cm2. This is close to ß,, since the accuracy of 61 will not be better than 
a factor of 4 [ZhangJ92]. The capture cross sections obtained here are much larger than 
those reported in [Zafar031, based on, 
AVG, =VOX {I -exp[-((; oxNi,, j)ß{}. (3.22) 
By fitting the data measured by DC ID-VG, the extracted ßo was in the order of 
10-19cm2 in (Zafar031. When we fit our data measured by DC ID-VG in Fig. 3.2a with 
Eq. (3.22), the extracted ao is also in the order of 10-19cm2. As a result, this difference in 
capture cross sections is caused by different measurement techniques. 
We would like to point out that there are some uncertainties, which could affect 
extracted capture cross sections. First, even for a fresh device at room temperature, Jg 
should have a component of TAC, which contributes little to the trapping. Second, Jg 
was assumed to be a constant during filling under a given VG. In reality, Jg will drop as 
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trapping increases. At this stage, we can only give an `order-of-magnitude' estimation 
for capture cross sections. 
Further, as seen considerable trapping occurs before electron fluency reaches 
1014cm 2, indicating that there are traps with an effective capture cross section in the 
order of 10-14cm2. There is little further trapping for Nt, >10"cm"Z. This means that 
there are no as-grown traps of a capture cross section less than I0-17cm2. To extract 
more definitive values for capture cross sections, a trapping model is needed. 
As described in chapter 2 section 2.3.2, we have selected test conditions to 
ensure that detrapping is suppressed. In this case, there are two popular trapping models. 
One is the first order model with discrete capture cross sections [ZhangJ92], 
[ChangM061, 
K 
AVG LOVGk(1-e-"'vi,; ), 
k=1 
(3.23) 
where K is the number of discrete capture cross sections, ßk. The other assumes 
that the value of capture cross section has a distribution [Zafar031, 
AV, = V0[1 - e-(UoN,, ), 
8 I (3.24) 
If we use Eq. (3.23) with a single discrete capture cross section (K=1), the dotted 
line in Fig. 3.19 shows that it does not agree with the data. The trapping occurs over a 
much larger range of Ni. than that covered by a single capture cross section. 
Fig. 3.19 shows that better agreement can be obtained by using either two 
discrete capture cross sections (K=2) in Eq. (3.23) or a distributed capture cross section 
3,41 ; '., S.: a 117 
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model, Eq. (3.24). In both cases, the number of adjustable parameters increased, when 
compared with a single discrete capture cross section. 
The question is whether the improved agreement is a consequence of this 
increase of adjustable parameters. It is true that a good agreement with data can always 
be obtained if a large number of adjustable parameters are used and this is the reason 
why many researchers have their reservations with these models. In the following, we 
attempt to show that the improved agreement is genuine and to find if the capture cross 
section is distributed or discrete. 
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Fig. 3.20 a, b&c Dependence of trapping on the filling time, t,, (a) shows the trapping can reduce with 
the filling time. Solid curves were obtained by fitting data with two discrete capture cross sections. (b) 
and (c) show that the extracted saturation levels and capture cross sections, respectively. The extracted 
two capture cross sections are in the order of 10"14cm2 and 10"'6cm2, respectively and they are 
insensitive to fror, In (b), the trapping level by the smaller trap, 4J' , which controls the 
further 
trapping for N, >1O'5cm 2 in (a), does not depend on tt., either. In contrast, the trapping level by the 
larger trap, AV.,, which corresponds to the region of Nk<1O'5cm 2 in (a), clearly reduces for smaller 
trop. 
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Fig. 3.20a shows that a reduction of trap filling time, ttap, results in a progressive 
reduction of trapping in the relatively low range of N; c (1012-1015cm 
2). However, 
further trapping in the relatively high range of Ni, (>1015cm ) is hardly affected. 
Fig. 3.20b plots the extracted two saturation trapping levels, LVgl and iVg2, 
corresponding to the capture cross section csl and 62, given in Fig. 3.20c, respectively. 
OVg1 decreases for top<10µs and becomes negligible when trop 1.4µs, but AVg2 changes 
little over this time range. As a result, the transition between OVgj and OVg2 is 
`discontinuous'. It is difficult to explain this discontinuous behaviour based on a 
continuous distribution of capture cross sections. The result strongly supports the 
existence of two types of traps with two discrete capture cross sections. For a 4nm ALD 
Hf02 layer, the effective density is around 5.3x 1012cm-2 and 1.1 x 1013cm 2 for the traps 
with a capture cross section in the order of 10-14cm2 and 10-16cm2, respectively. 
» 'c at 
After extracting the effective density and capture cross section for electron traps, 
we now explore the sensitivity of these trap properties to the fabrication processes and 
techniques. Before comparing results reported for different samples, it should be 
emphasized that, even for the same test sample, both the apparent effective density and 
capture cross section are highly sensitive to measurement conditions, such as the 
measurement time, gate bias, and trap filling time. 
For example, Fig. 3.12 shows that an increase of measurement time can reduce 
both the apparent density and capture cross section significantly. Thus, any comparison 
with results reported by other groups must be made under the same measurement 
conditions. It is also reported that trapping reduces for thinner Hf02 layer [Sim051, 
tZhangJ061. This thickness effect must be taken into account when making comparison. 
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It is found that the effective density obtained in our samples is within a factor of 
2 of the values reported by earlier works for Ht02 prepared by atomic layer deposition 
(ALD) [Degra031, [ZhangW021 and metal organic chemical vapor deposition 
(MOCVD) [Bers041, tShenC041. For other fabrication techniques, the differences in 
trap density can be larger. 
For example, Fig. 3.21 a shows that the trapping in a 2nm Hf02 prepared by the 
Physical Vapour Deposition (PVD) technique can be substantially higher than the 
trapping in a 2nm ALD Hf02. At this stage, we consider the effective trap densities 
reported here are typical values only for ALD and MOCVD Hf02 layers. 
On the capture cross section, we can reproduce the values in the range of 10- 
"-10-19cm2 reported earlier [Zafar031, [Bers041 on our samples, if the same 
measurement and formula are used. The capture cross section is similar for ALD 
[Yang99] and MOCVD [Muda00] samples. Furthermore, Fig. 3.21b compares the 
trapping kinetics in PVD and ALD layers. It is obvious that there is little difference in 
these two. This suggests that, unlike the trap density, the capture cross section is 
insensitive to fabrication processes and techniques. The wide range of the apparent 
capture cross sections, 10-12_10-19cm2, reported in early works [Zafar03], [Bers041 
mainly originates from the difference in measurement techniques and conditions as 
shown in Fig. 3.12, rather than the difference in fabrication processes and techniques. 
. 
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Fig. 3.21a&b A comparison of electron trapping in HJ02 prepared by ALD and PVD. (a) shows that 
trapping in a 2nm PVD HJ02 is substantially higher than that in a 2nm ALD HJO . (b) shows that the 
trapping kinetics in a 2nm PVD Hf02 is similar to that in a 4nm ALD HfO2. The trapping for ALD 
sample is taken from a 4nm layer, since the trapping in a 2nm ALD sample is too low to give reliable 
trapping kinetics. 
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15 CONCLUSIONS 
In this chapter, as grown electron traps in HfO2/SiO2 or Hf02 / HfSiO stacks are 
investigated. The issues addressed include their properties and dynamic behaviour, their 
location, capture cross sections, and trapping kinetics. Following conclusions can be 
drawn: 
The traditional DC ID-VG substantially underestimates the trapping, because of 
detrapping during the measurement. The trap-assisted conduction, which is responsible 
for SILC and the thermally enhanced current, contributes little to trapping. 
On the location, it is ruled out that the traps are piled up at the Hf02/HfSiO 
interface. A uniform distribution throughout Hf02 layer does not agree with the test data 
either. The results support that trapping is negligible in the region around 1.3-i . 
8nm 
near to one or both ends of the Hf02 layer, when compared with the trapping in the 
central region of Hf 2. 
On the capture cross sections of as-grown electron traps in Hf02 layer and 
trapping kinetics. The results support the trapping model with two well separated 
discrete capture cross sections, rather than a continuous distribution, indicating the 
presence of two different types of as-grown electron traps. The extracted values are in 
the order of 10"14cm2 and 10-16cm2, respectively. For a 4nm ALD Hf02 layer, the 
effective trap density is around 5.3xI 12CM 2 and 1.1x1013cm 2 for the larger and smaller 
traps, respectively. These densities are typical values for 4nm Hf02 layers prepared by 
ALD and MOCVD techniques, but trap density can vary substantially for H102 
fabricated by other techniques, such as PVD. In contrast, it is found that the capture 
cross section is insensitive to the fabrication technique. 
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Charge Pumping (CP) has shown to be a suitable technique to investigate defects 
in high-k based devices. In this chapter defects generation in Si02/HfO 2 stacks are 
investigated using CP and Time Dependent Dielectric Breakdown (TDDB). 
In section 4.2.1 Base level and Amplitude sweep CP is used to investigate the 
charging and discharging effect on Hf02 bulk with different gate electrodes at different 
frequency. Furthermore the influence of the channel length on the charging/ discharging 
of the bulk Hf02 defect are studied. 
Section 4.3.1 presents results based on charging pumping technique by variable 
frequency to investigate the bulk trap density on both fresh and degraded high-k 
dielectrics. Efforts were made to find out why the tBD depends on the channel length of 
MOS transistors. 
In section 4.3.2 we further develop the applicability of the variable frequency CP. 
It is shown that by independently controlling the pulse low timing, the "discharging 
time", and high level timing, the "charging time", we are able to separate the traps in the 
interfacial Si02 from the traps in the Hf02 and observe the creation of new traps in both 
layers. This so called Variable Tcharge-Tdischarge Charge Pumping (VT2CP) is used to 
investigate the creation of traps in the Si02 and Hf02 separately in an ALD Si02/HfO2 
. metal gate stack. The voltage acceleration of trap creation is also compared with the 
TDDB data. 
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Section 4.4 introduces new breakdown phenomena when metal gate electrode is 
used. For downscaled poly-Si gate MOSFET devices, reliability margin is gained by 
progressive wearout. However, when the poly-Si gate is replaced by metal gate, the 
slow wearout phase observed in ultra thin SiON and HfSiON dielectrics with poly-Si 
gate disappears, and with it, the reliability margin. 
M (C P) 
In this section we will use the conventional charge pumping technique 
introduced in chapter 2 to study interface and bulk defect in Si02/HfO2 with different 
gate electrodes. The conventional base level sweep with rather small amplitude is used 
to sense interfaces state, whereas amplitude sweep is applied to investigate in more 
details the interface and bulk defect in Hf02. The details of the devices used are given 
below: 
After an IMEC clean, nMOS transistors were prepared with an EOT of 1.9nm 
and Poly-Si gate electrodes. The dielectric stack consisted of 4nm (80cycles) ALCVD 
Hf02 on top of 0.7nm interfacial oxide. The high-k deposition was followed by a 500 C 
anneal in oxygen and the poly-Si gate, source and drain were activated with a 1000 C 
spike. A final forming gas was performed at 520C for 20 min. For simplicity, we will 
call this device PG (Poly-Si gate) device. 
nMOSFETs of TaN/TiN gate were also prepared. After an IMEC clean, the 
fabricated dielectric stack consisted of 4nm (80cycles) ALCVD HID2 with an EOT of 
2. lnm. The high-k deposition was followed by a 500 C anneal in oxygen and the 
TaN/TiN gate, source and drain were activated with a 1000 C spike. A final forming gas 
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was performed at 520C for 20 min. For simplicity, we will call this device MG (Metal 
Gate) device. 
4.2.1.1 Effects of charging and discharging of Hf02 bulk. 
To separate the contributions related to interface states from that associated with 
bulk defects the conventional base level charge pumping with small amplitude was 
applied to PG and MG device, Fig 4.1 and 4.2. 
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Fig. 4.1 Charge per cycle measured by Base Level CP on SiOYHJ02 MG using the parameters given in 
the figure. 
When a voltage pulse with a small amplitude (VAMP= 1.5V) is used to measure 
the charge pumping characteristic, the interface state densities (Ncp) are similar to that 
of the control oxide. Furthermore, the charge pumping current scales well with 
frequency, indicating no significant contribution from slow charging and discharging 
effects under these bias conditions. 
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Fig. 4.2 Charge per cycle measured by Base Level CP on SiOa/HjO2 PG using the parameters given 
in the figure. 
Note that the charge per cycle doesn't scale with frequency when the Vbase is 
between -0.4V and 0.5V in figs 4.1 and 4.2. As the transistor have to switch on when 
the top level of the pulse applied at the gate reach the threshold voltage, the charge 
pumping current measured before this stage is drown by the leakage current which 
make the extraction of the charge per cycle difficult and as the frequency decrease (i. e 
50kHz) the leakage increase. 
When an amplitude sweep instead of the conventional base level sweep is 
applied, the contribution from charging and discharging of bulk defect states becomes 
clearly evident, as shown in figs 4.3 & 4.4 (lin/lin scale) figs 4.5 & 4.6 (log/lin scale). 
The charge per cycle strongly increases with increasing peak level and charging time, 
MG devices shows less interface traps, but higher bulk traps compare to PG devices. 
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Fig. 4.3 Charge per cycle measured by CP on SiOa/Hf 2 metal gate using the amplitude sweep and 
parameter given in the figure. A strong increase in Ncr can be observed according to charging / 
discharging time on bulk defects. 
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Fig. 4.4 Charge per cycle measured by CP on SiO'/HfO2 Poly-Si gate using the amplitude sweep 
and parameter given in the figure. Less bulk defect can be observed when comparing with Metal 
Gate. (Fig 4.3) 
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Fig. 4.5 Charge per cycle measured by CP on SiOJHfO2 metal gate using the amplitude sweep and 
parameter riven in the figure. A similar interface state can be observed for different frequency. 
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Fig. 4.6 Charge per cycle measured by CP on SiOa/HJO2 Poly-Si gate using the amplitude sweep and 
parameter given in the figure. Higher interface state compare to Metal Gate. 
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4.2.1.2 Influence of the channel length on charging and 
discharging of Hf02 bulk 
To investigate the channel length dependence of the bulk trapping in Si02/Hfo 2 
dual layer stacks, the amplitude sweep is used with a sufficiently negative gate bias to 
have a complete detrapping throughout the entire sweep range. Electrons emitted from 
the Hf02 layer to the substrate will recombine with the majority carriers and will 
contribute to the substrate current, so that the oxide charge will be measured. If pulses 
with identical duty cycle (=0.5) are used, the charging time is inversely proportional to 
the frequency. By varying the CP frequency we can therefore sense different fractions 
of the trap density. A high frequency corresponds to short charging time and only 
Si/SiO2 interface traps and Hf02 traps very close to the Si02/HfO2 interface are pumped. 
A low frequency corresponds to a long charging time and traps deeper in the stack can 
also respond to the signal. Moreover, if the trap density sensed at high frequency is 
subtracted from the trap density measured at low frequency, a fraction of the bulk trap 
density only is obtained [Degra031. 
A high frequency of 1 MHz is used to sense the Si/SiO2 interface traps and Hf02 
traps very close to the Si02/HfO2 interface. A relatively low frequency of 50 KHz is 
used to sense traps deeper in the stack. A long rise / fall time was used to minimize the 
geometrical component (V, /2e') where V, mp is the amplitude of the pulse; this 
factor is used to keep the same ramp rate at each amplitude. 
From Figs. 4.7 to 4.10, the charge-pumping characteristic using the amplitude 
sweep for PG and MG at frequency 1 MHz and 50 KHz is shown for devices with 
different channel length. The charge carrier per cycle reduces strongly for short channel 
devices. 
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Fig. 4.7 MG charge pumping characteristic versus VpE for different channel length at 1 MHz using 
amplitude sweep technique. The current measured at the Si substrate strongly decreases with 
decreasing'channel length. 
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Fig. 4.8 PG charge pumping characteristic versus VP, Ax for different channel length at 1 MHz using 
amplitude sweep technique. The current measured at the Si substrate strongly decreases with 
decreasing channel length. 
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Fig. 4.9 MG charge pumping characteristic versus VP K for different channel length at 50 KHz 
using amplitude sweep technique. The current measured at the Si substrate strongly decreases with 
decreasing channel length. 
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Fig. 4.10 PG charge pumping characteristic versus VPEAK for different channel length at 50 KHz 
using amplitude sweep technique. The current measured at the Si substrate strongly decreases with 
decreasing channel length. 
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When the charge per cycle is plotted versus channel length, Figs. 4.11 & 4.12 
shows a clear dependence on the channel length independent of the gate electrode. 
N 101. 
E 
U 
aý Ü 
U 
il- 1 
Z to 
6 
4 PG MG nFET TR, 
TF = VAMP2e7 
fo 
2 Vpeak = 3V 
VBASE = -0.6V 
> "....... "" Vpeak = 2V w=10pm F=l MHz 
6 - Vpeak = 1V 
a 
z 
... ................... 
4 . 0. 
23456789 
Channel Length (pm) 10-6 
Fig. 4.11 Ncp versus channel length obtained from data as shown in Fig 4.7 & 4.8 at frequency 
1MHz. The decrease in NAP with channel length is due to enhanced charge collection by the 
junctions. 
The decrease of the charge per cycle for short channel is caused by charge loss 
to the source / drain junctions. When the trapped electrons are emitted from the Hf02 
layer back into the p-type Si substrate of the n-channel MOSFET they can diffuse into 
the substrate prior to recombination with majority carriers. The diffusion of electrons 
back to the source / drain junctions becomes more . effective in devices with shorter 
channel length, which leads to a reduction of the recombination current measured at the 
Si substrate lKer041. For a correct assessment of the charge trapping using charge 
pumping technique, this effect has to be included accordingly. 
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Fig. 4.12 Ncp versus channel length obtained from data as shown in Fig 4.9 & 4.10 at frequency 
50KHz. The decrease in Ncp with channel length is due to enhanced charge collection by the 
junctions. 
In summary, charge pumping was used to study interface and bulk defect in Si02 
/ Hf02 with different gate electrodes. The conventional base level sweep with rather 
small amplitude was used to sense interfaces states, whereas amplitude sweep was 
applied to investigate in more details the interface and bulk defect in Hf0 2- 
IMPROVP OM' Pm1PIN 
A it 1* -faxt" 
Variable frequency charge pumping has been shown to be a powerful analysis 
technique to investigate the bulk trap density on both fresh and degraded high-k 
dielectrics of MOS transistors. 
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Here, it will be used for the first time to investigate why the time to breakdown 
(tBD) depends on the channel length in a Si02/HfO2/metal gate MOS transistor. This 
channel length dependence is observed on several stacks with metal gates and it also 
appears, but less pronounced, for poly-Si gate devices. 
The device taken in consideration is an nMOSFET transistors stressed in 
inversion, with either poly-Si (EOT 2.5nm) or metal gate (2. lnm EOT). The gate oxide 
dimensions WxL are l Ox l µm2,1 OxO. 5. tm2 and 1 OxO. 25 tm2. The fabrication process 
includes an IMEC clean, 80cycles with ALD Ht02, a PDA @ 500°C, 1', 02, activation 
of 1000°C, and a FGA at 520°C. 
The CP current Icp is measured at fixed base and top level, fixed rise and fall 
time, and variable frequency with a duty cycle of 50%. The typical results are shown in 
Fig 4.13 
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Fig-4.13 (Top) The figure on the top represents the Icp current at low frequency. (Bottom). A linear 
extrapolation is used to determine the leakage current. The values in the inset are used to monitor 
the Icp current. 
In its simplest form, the pumped charge per cycle Q, shown in Fig 4.14 is 
expressed as follows: 
Qý =1f= 9A[Dj, + Do, (fýý with Do, (fý °` DHF0 log(f ) (4.1) 
with q=elementary charge (1.602x10-19 C), A=gate oxide area, f=CP frequency. D11 is 
the interface trap density at the substrate/SiO2 interface. 
This is the frequency independent CP component from the conventional theory 
[Groes84]. Dot is the frequency dependent Hf02 bulk trap density and its value also 
depends on the choice of the pulse amplitude and the base level voltage. At low 
frequency, the charging and discharging times during each pulse are long and traps deep 
in the Hf02 bulk can respond to the applied signal. At high frequency, the charging and 
discharging times are shorter and only traps closer to the Si02/HfO2 interface can 
respond to the signal. In first order, Dot is proportional to log (t) with DHFo the Hf02 trap 
density per cm2 that can be sensed per decade frequency change. 
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Fig. 4.14 Pumped charge per cycle versus frequency. The device was stressed at CVS (3.6V) and the 
H102 bulk trap density was calculated by taking the slope of each curve. 
Reactions between the dielectric and the electrode, like in the case of Ht02 and 
poly-Si, the formation of grains with highly defective grain boundaries, high 
temperature processing and mechanical stress lead to high defect densities in high-k 
gate stacks. In order to decrease the number of defects, various process steps like post- 
deposition anneals (PDA), forming gas anneals (FGA) or H2O pulses after each high-k 
deposition cycle are included in the process flow. Unfortunately, the exact mechanisms 
of all these steps and their interactions are not very well understood yet. 
Experiments however revealed a channel length dependence of the defect 
density: devices with shorter channel length have lower interface [Chen031 and bulk 
[ZahM051 defect densities than longer transistors located at the same die. (Fig. 4.15) 
In Fig. 4.15 this is demonstrated on Hf02 dielectrics with both poly-Si and metal 
gate electrodes, where the extracted value of DHFO on fresh devices for different channel 
length is presented. Two observations can be made: 1) poly-Si gate devices have higher 
.,.; 
V5§ jR¢'fN ?. ',, 'fi t- .'M Nz¬` {> 137 
3456782345678 
CHAPTER 4 GENERATED ELECTRON TRAPS AND BREAKDOWN 
trap density compared with metal gate devices and 2) DBFo increases with channel 
length. 
-0101c 
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0.4 0.6 0.8 1.0 
Length [pm] 
Fig. 4.15 Extracted DHFO values for fresh devices. Longest channels for poly-Si and metal gates show 
higher trap density. 
When studying TDDB, differences in defect densities for the same gate stack 
can cause serious complications. According to the percolation theory a dielectric breaks 
down when a certain critical defect density is reached. Consequently, area scaling of 
time-to-breakdown distributions measured for various channel length under the same 
stress conditions and scaled to a reference area fails (Fig. 4.16). 
Furthermore, Fig. 4.17 shows the channel length dependence remains after stress. 
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Fig. 4.16 Time-to-hard breakdown tNBD distributions normalized to the smallest area. A change of I 
decade is observed. 
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Fig. 4.17 D1FO versus stress time extracted from variable frequency charge pumping for different 
channel lengths. The creation time to reach the same level of DHFO changes by 2.5 decades while the 
tBD only varies by I decade (Fig. 4.16) 
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This channel length dependence of the Hf02 bulk trap density is presumable a 
consequence of non-uniform lateral passivation in the channel or caused by charge loss 
to the source and drain as described in section 4.2.1.2. It is not due to an oxide thickness 
variation, as IGcurrent scales well with area. Since the breakdown is expected to occur 
at a fixed critical trap density [Sune90], [Degra98], a difference in trap density will 
result in different time-to-breakdown. 
For metal-gated devices changing, channel length from 0.25 to I µm causes a 
2.5 decades change of trap creation, as shown in Fig. 4.17. The tBD change observed 
from Fig. 4.16 is, however, only about I decade. This discrepancy is explained by 
examining Fig. 4.18. 
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Fig. 4.18 Time-to breakdown tß» with different current step triggers for device area= lOxO. 25fan2 
The use of a small current step results in a shallow distribution, signature of creation of traps. A 
higher current step results in a steeper distribution, signature of the wearout of breakdown spots 
[KaczO4]. 
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When a small current step is applied to determine tBD a shallow weibull 
distribution is obtained, while a large current step results in a steeper distribution. This 
is a typical signature [Kacz04l of two phases in the breakdown process: 1) creation of 
traps and 2) wearout of breakdown spots. Only the 1st phase correlates with the DnFo 
measurement in Fig. 4.17, as shown in Fig. 4.19. 
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Fig. 4.19 DHFO versus stress time extracted from variable frequency charge pumping for different 
channel lengths. When triggering on a small current step a change of 2.5 decade is observed 
consistent with Fig. 4.17 referring to the creation of traps and when triggering on a large current 
step a change of 1 decade is observe consistent with Fig. 4.16 referring to the wearout phase. 
When a small current step is used, the creation of traps determines tBD and 
therefore a fixed trap density at breakdown is indeed observed. Changing the channel 
length from 0.25 to I µm indeed changes the tBD by 2.5 decades. When a large current 
step is used (In Fig. 4.16, the step = 5x10-5A), the tBD is determined by the wear out of 
conductive paths and does not correlate with the trap density. The change of tBD with 
channel length is in this case reduced to only 1 decade consistent with the result in 
Fig. 4.16. 
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A'4 lb V 
The Variable Tcharge'Tdischarge Charge Pumping (VT2CP) described in chapter 2 
section 2.4.4 is used to investigate and separate the creation of traps in the Si02 from the 
traps in the Hf02 in an ALD Si02/H102 metal gate stack and observe the creation of 
new traps in both constituent layers by independently controlling the pulse low timing 
"discharging time" and high level timing "charging time". 
The device considered is a thin (EOT = 1.29 nm) Atomic Layer Deposition 
(ALD) Si02 / Hf02 metal gate stacks. The stack was formed by an 03-based clean of the 
substrate surface, which resulted in a chemically grown oxide of about lnm physical 
('IMEC clean'), followed by ALD of 2 nm Hf02 with 10s of water pulse (H20). The 
devices used consist of n+/ pwell meander-type gate capacitors. The junction and well 
contacts along the poly-Si stripes are shorted by metal. Because of the junction, a source 
of carriers is present for inversion mode. The device has 2 poly stripes of IOµm wide 
and a total area of 10700 µm2. With these large area structures, the charge pumping 
current at low frequency can still be resolved. 
A gate pulse with fixed teharge (=time at top pulse level) and tdischarge (=time at 
base pulse level) is applied for a base level sweeping from -1.3 to 0.2V. Then tdjscharge is 
increased while tchne remains unchanged and a new base level sweep is taken. 
The pulse amplitude VAmp is 1.3V and fall and rise times were chosen 
sufficiently long (tr = tf = 300 ns) to avoid geometric component. As an example, the 
base level sweeps was done with a fixed tcharge = 3µs and tc; schazge varying from 0.4µs to 
5000µs (corresponding to 295 KHz to 200Hz). The results are shown in Fig. 4.20. The 
discharge time was limited to 5000 µs since for longer values the charge pumping 
current was drowned by the gate leakage current and reliable extraction of Dr was no 
longer possible. 
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Fig. 4.20 Charge Pumping current versus Vbase using VT"CP. Vamp is 1.3V and fall and rise times 
were chosen sufficiently long (tr = tf = 300 ns) to avoid geometric component. Each base level sweep 
was done with a fix tcr,,, se = 3µs and tdi chage varying from 0.4µs to 5000µs. 
The trap density was extracted using Eq. 2.26 introduced in chapter 2 section 
2.4.2 with the Icp current monitored at fixed base level, Vbase = -0.4V. We selected a 
value as close to zero as possible (but still in charge pumping regime), to avoid leakage 
at low frequency. 
The measurement in Fig. 4.20 was repeated for different tchazge values and the 
extracted trap densities are summarized in Fig. 4.21. A schematic drawing of the data in 
Fig. 4.21 is shown in Fig. 4.22 
llý :, Eý <.. s.. , ý. 143 
voase LvJ tdischarge 5avvps 
CHAPTER 4 GENERATED ELECTRON TRAPS AND BREAKDOWN 
2nm HfOz+108 H2O 
ALD / std (350,3m) 
6.0x1010 
- Tcharge = 3ps 
-""-"" Tcharge 30ps 
5.0 -- Tcharge = 56ps 
--- Tcharge = 100Ns 
N -- Tcharge = 180µs 
E 
u 
4.0 -- Tcharge = 300Ns lý"I T 560 h 
>. 
ps mar -- c arge = 
- Tcharge = 1000ps 
3.0 
' o slýý 
2.0 
1.0 Vamp- 1.3V tSIO /HfO , , Vbase= -0.4V 
Tr =Tf = 300ns 
0.0 
10-6 10-s 10-4 10-3 
TDISCHARGE {s] 
Fig. 4.21 Trap density vs. 4,, *ws, at different tth for 2nm Hf 02 with 10s water pulse, using VT CP. 
The vertical dotted arrow indicates the td time (tsiozw when the SiO1 Hf02 interface is 
reached. 
In Fig. 4.22 four regimes are indicated that can be interpreted as follows: 
I. At the chosen base level (-0.4V in Fig. 4.20), the CP-curve does not reach its 
full maximum, causing an apparent reduction of the DT. The drop at short th., ge and 
tdiacharge is not fully understood at present. We will focus on the result taken at a tehffige 
sufficiently long that this drop is absent. 
II. As tdiacharge increases more traps in the Si02 interface layer can respond to the 
gate pulse. The slope change in the curve at ts; o2/j2 (=30-40 µs in Fig. 4.21) indicates 
the scanning depth has reached the SiO2/HfO2 interface. 
III. The bulk states in the Hf02 are scanned until a saturation level sets in at t8, t 
IV. No additional traps are measured at longer taiseharge time because no charged 
bulk states are left to be discharged. Note that in Fig. 4.21 tat shifts towards longer 
tdischarge as toharge increases. 
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Fig. 4.22 Using VTzCP 4 regimes can be interpreted: I) An apparent reduction of Dr; II) traps in the 
SiO2 interface layer are scanned; III) Bulk states in the HJ02 are scanned; IV) Saturation is reached 
as no charged bulk states are left to be discharged. 
There exists disagreement in literature on how deep one can probe in the stack. 
We interpret the transition between region II and III as the transition between Si02 and 
Hf02 (tSi02 HfO2 in Fig. 4.22), but some groups [YoungC061 claim that region III is still 
in the interface layer. We have performed an experiment that correlates the Si02 
thickness with tsio2ixfO2" This correlation provides experimental evidence for the 
interpretation that the traps measured in region III are indeed in the Hf02, the details of 
this experiment is given below. 
We used small wafer level variations to find correlations between parameters 
using TDDB and CP. CP is used to carry out the experiment shown in Fig 4.21 at tcharge 
= 560us only across the entire wafer to calculate the variation of the intersection 
tsio2/H102 between low and high frequency as shown in Fig 4.22. Fig 4.23 shows the 
intersection time tsi02, 'HfO2 across the wafer. 
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Fig. 4.23 Wafer level variation showing the tsiovujnz time at the intersection between low and high 
frequency measured by V74CP 
It is known that the thickness of the interface layer can be measured by the gate 
leakage current at high positive voltage. TDDB is used here to measure the small 
variation of the gate leakage current on the entire wafer at high positive voltage (3.3 V). 
The result in given in Fig 4.24 
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Fig. 4.24 Wafer level variation showing the leakage current at 3.3V measured by TDDB 
Fig. 4.25 shows that there is a good correlation between the time ts; o2nito2 from 
Fig 4.23 and the gate leakage at high voltage (3.3V) from Fig 4.24. 
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Furthermore, if we take the Si02 layer to be -1 nm (from electrical measurement, 
TEM, XPS), we can show that at tdischarge l0-6 s, the scanning depth is -0.5 nm 
(Fig. 4.22). 
Fig. 4.26 shows the complement of Fig. 4.21: the trap density is plotted versus the 
charge time for different discharge time. When the discharge time is very short (<304s) 
the trap density remain flat, indicating that we are indeed scanning only the Si02 
interfacial layer. When the discharge time is higher than 30µs, an increase in the trap 
density is seen, indicating that the traps in the Hf02 are pumped. For larger charge time 
a reduction of trap density is observed. Note that the measured trap density reaches a 
maximum as a function of tvh&ge. This is possibly due to charge redistributed deep in 
Hf02 that can no longer be discharged in the applied discharge time. 
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Fig. 4.26 Trap density vs. tc,,. e at different tduýtio, 8, for 2nm Hf 02 with lOs water pulse, using 
VT-zCP. 
Note also for -30 µs charge time, we can fill traps inside the Hf02 as shown in 
the schematic drawing in Fig. 4.27a. A 30 µs discharge time (ts; ofo2 in Fig. 4.22) is, 
however, insufficient to remove all of this charge, since only the Si02 layer is 
discharged (Fig 4.27b) 
Filled traps In SIO2 and Inside HfOT Charge left in HfO7 All Charge removed 
Fig. 4.27 schematic drawing on how traps can be filled inside the HJ02. a) 30µs charge time, can fill 
traps inside the H 02; b) 30 us discharge time is insufficient to remove all of this charge, only the 
Si02 layer is discharged; c) 300µs discharge time, all trapped HJ02 charge is also removed. 
Only if the discharge time is increased up to 300µs (tit in Fig. 4.22), all trapped 
Hf02 charge is also removed (Fig. 4.27c). In other words, the charging mechanism is 
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faster then the discharging mechanism. This can be due to a reduced energy level for a 
charged state as compared to an uncharged. 
In the remainder of this work, we fix the charge time at 560 µs in order to avoid 
region IV as in Fig. 4.22. 
$ 14 sjQ% ýV 1prop pm lqqp~ Is 
In this section, we will apply the VT2CP technique to analyze the generation of 
traps in a SiO2IHfO2 stack under positive Constant Voltage Stress (CVS). In particular, 
we will investigate the creation of traps in the Si02 and Hf02 separately. The device 
used is the same as in section 4.3.2. 
The trap density in the interfacial Si02, DSiO2i and the Hf02 trap density, DHfO2, 
can be determined as shown in Fig. 4.28. 
Two linear fits were taken, one in region II (interval tI in Fig. 4.28) and one in 
region III (interval t2 in Fig. 4.28). The slope in region 11 (III) gives Dsi02 (DHtn2) 
expressed per area unit and sensed per decade of tdisch&ge" Typical values on a fresh 
device are DSiO2=1.5x1010 cm'2dec' and DHfO2=1.7 x10'°cm 2dec'. Note that with the 
estimated scanning depth as indicated in Fig. 4.22, the volume trap density in the 
interface layer is -1017cm"3, in agreement with published data for thicker Si02 and 
SiON layers [Degra04AJ, jIeImiO2j. The volume trap density in the Hf02 cannot be 
calculated since the exact scanning depth in the H102 is not known. 
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Fig. 4.28 The trap density in the interfacial SiO2, Dsjob and the HJ02 trap density, DHfO2 
determination. 
In order to measure the trap generation during electrical stress, a Constant 
Voltage Stress (CVS) is interrupted at regular time intervals and VT2CP is applied. Note 
that only one device was used for each CVS combined with VT2CP measurement. 
Figs. 4.29,4.30 and 4.31 show the time evolution of the trap density versus 
discharge time at different stress voltages. An increase of the total trap density in both 
region II and III is observed as summarized in Fig. 4.32 
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Fig. 4.29 Time evolution of the trap density versus discharge time at constant voltage stress =1. SV, tl 
represent the interval fitted in region II for Dsyo2 and 0 represent the interval fitted in region III for 
DHfoi. 
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Fig. 4.31 Time evolution of the trap density versus discharge time at constant voltage stress =2V, tl 
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After subtracting the trap density of the fresh device, the data of both ADs; o2 and 
ADHf02 can be well fitted by a power law with an exponent of -0.32 and -0.34 
respectively and independently of stress voltage as shown in Fig. 4.33. 
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Fig. 4.33 A TD vs. Total stress time sensed per decade frequency during stress in both region II (Ds1oo) 
and III (DH1O, ) at 1.5V, 1.75V, and 2 V. data can be well fitted by a power law with an exponent of 
-0.34(DHJ0? ) and -0.32(Djjjv2), independently of stress voltage. 
Fig. 4.34 shows the voltage acceleration of the trap generation process for ADsio2 
and ADH f02 (derived from Fig. 4.33). 
A power law voltage acceleration is used and we find voltage acceleration 
exponent of -34 and -30 respectively. TDDB-measurements, also plotted in Fig. 4.34, 
show a voltage acceleration exponent of -27, nearly identical to the DHfO2 acceleration 
exponent. This is consistent with the model that dielectric breakdown occurs when the 
trap density in the Hf02 reaches a critical value [Degra031, [Degra05]. 
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Fig. 4.34 Voltage acceleration of the trap generation process at a fix trap densityfor DsjO2 and DHJO2 
using VTZCP and TDDB. A power law voltage acceleration of -34 for Dsioz and -30 for DNJ01 is 
found when VT7CP is used, which is nearly identical to the DHIO2 acceleration exponent found with 
TDDB-measurements. 
Note that the VT2CP can accurately detect degradation down to a much lower 
voltage than the dielectric breakdown measurement range. Furthermore, only one stress 
experiment combined with VT2CP is sufficient to determine the degradation at a given 
voltage, while a TDDB test requires many measurements in order to construct an 
accurate distribution of failure times. 
Note also that the agreement between high voltage TDDB and low voltage 
VT2CP data is only obtained if a power law voltage acceleration is assumed and not if 
an exponential model is taken (Fig. 4.34). The data therefore confirm that power law 
[Degra051, tYoungC061 describes the voltage acceleration of dielectric degradation 
more consistently than exponential models. 
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VT2CP introduced in section 4.3.2 is used on different thickness of Hf02 with 
several post deposition anneal (PDA) and different composition of Hf-Silicate combined 
with different PDA to investigate trap generation. TDDB is used to evaluate lifetime, 
leakage current generation and breakdown mechanism and the impact of processing on 
wafer level deposition uniformity. 
The split table of the wafers studied is represented in Fig 4.35. 
Sam les Interface H' -k PDA MGDeß s EOT (tun) 
I BIEC 1.25 nm HfO, none std (350.3m) 1.15 
It IMEC 2 nm HfO; none std (350,3m) 1'4 As 
3 IMEC 3nm Hf0 none std (350,3m) 1.45 Deposited 
4 IMEC 2 nm Hf0_ -10s H: 0 none std (350,3m) 1.19 
5 I IEC 2 not Hf0 - IOS H, 0 none none 1.6' 
6 BIEC 2 nm HfO; SOOC N2 in oh-4on std (350,3m) 1.34 RTA 
? IMEC ?nm 80äü H fS O A B23-DP\ std (350,3m) 151 
8 BIEC 3 ntn 80°o HfSiO AB'_3-DP\ std (350,3m) 1.46 
9 BIEC 4nni 80°a HtSiO AB23-DP\ std (350,3m) 1.57 
Plasma 
i kri ti 
10 I11EC 3 nm 90o H AB'_3-DPN std (350,3m) 1.11 
a t Qn 
11 11IEC 4nm Wo HMO A B23-DP\ std (350,3m) 1.94 
12 IMMEC 3 nm 50°ü HfS 8()OH3 in poIvogon std (350,3m) 1.56 Thermal 
13 IMEC 4amS04o HfSi<) 8000MH3in po on std (350,3m) 1. '9 \rtt'kiatbn 
Fig. 4.35 Details split of the sample used for the trap generation using V72CPcharacterization 
The size and structure of devices used is the same as that in section 4.3.2. As 
mentioned in section 4.3.2, to avoid the saturation in region IV (Fig. 4.22), a long Tcharge 
is used (i. e 560µs) to investigate the trap generation. Figs. 4.36 to 4.38 represent the trap 
density obtained when VTZCP is used for the samples listed in Fig 4.35. 
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Note that the data in Figs 4.36,4.37,4.38 represent the trap density after 
subtracting the initial trap density, to have a consistent comparison. 
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TCHARGE = 560ps 
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-V- Sample 6 
10-6 10-5 i0-4 10-3 
TDISCHARGE Is3 
Fig-4.36 Comparison of the trap density vs. discharge time for 2 nm Hf0z, as deposited withfwithout 
10s water pulse or Rapid Thermal Anneal (RTA) using VT2CP 
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Fig. 4.37 Comparison of trap density vs. discharge time for 3,4 nm 50% HjSiO with thermal 
nitridation and plasma nitridation using VTtCP. 
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Fig. 4.38 Comparison of the trap density vs. discharge time for 2,3,4 nm 80% HJSiO with plasma 
nitridation using VT-ZCP. 
The trap generation at the interface (D1) is taken at Td; schazge =I ps and the trap 
generation in Si02 (Ds; o2) and Hf (DHf) is determined as shown previously in Fig 4.28 
of section 3.2, and summarized in Figs 4.39 and 4.40. 
Fig 4.39 shows that D;, generation is similar for the following samples: 3,4 nm 
with 80% Hf (Plasma Nitridation), 50% Hf (Thermal Nitridation), and the 2 nm Hf02 
with Rapid Thermal Anneal (RTA). Relatively high D; t was observed for the samples of 
3,4 nm 50% Hf and 2 nm 80% Hf (Plasma Nitridation)and the 3 nm Hf02. Both thicker 
(3nm) and thinner (1.25nm) Hf02 show higher Dit than the 2nm Hf02. 
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Fig. 4.39 Interface trap density (Did taken at tdücho g, = ips using VT2CP. 
Fig. 4.40 shows the traps generation in Si02 (Ds; o2) and in Hf (DHf). Similar 
DSi02 and DHf was observed for 3,4 nm 80% HfSiO (plasma nitridation) and 50% HfSiO 
(thermal nitridation). Low Ds; 02 and DHf was achieved for 2 nm Hf02 with 10s water 
pulse and without MG Degas. The Ds; o2 and DHf for 2 run H102 (RTA) is close to that 
of the 2 nm 80% Hf (Plasma nitridation). The data show that when using plasma 
nitridation the % Hf content has to be increased to have low D5 02 and DHf. 
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Fig. 4.40 Trap density sensed per decade frequency on fresh device both in region II (Ds; ol) "open 
circle" and III (DHIOZ) "close triangle" calculated as shown in Fig. 4.28 for samples presented in 
Fig. 4.35. 
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4.3.5.1 Evaluation of 2nm Hf02 
In this section we will evaluate the trap generation using TDDB and wafer level 
uniformity. The device used consists of n+/pwell and p+/nwell square gate capacitors not 
overlapping on field. The capacitor consists of a7x7 µm2 poly square on active 
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Fig. 4.41 Wafer level uniformity for sample 2 in Fig. 4.35( 40 cy Hf 02 with 0.3 s H2O pulse). The 
figure shows the time to breakdown in seconds across the wafer by applying a Constant Voltage 
stress. 
Figs 4.41 & 4.42 shows the time to breakdown obtain by applying CVS on the 
entire wafer for sample 2 (short water pulse) and 4 (long water pulse). 
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Fig. 4.42 Wafer level uniformityfor sample 4 in Fig. 4.35(40 cy Hf 02 with 10 s H2O pulse). The figure 
shows the time to breakdown across the wafer by applying a Constant Voltage stress. 
It is shown that the time to breakdown is more uniform across the wafer with the 
effect of long water pulse by having a more uniform deposition over the wafer 
(Fig. 4.42), which induces a higher trap density (Fig. 4.43). 
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Fig. 4.43 Comparison of the trap density vs. discharge time for sample 2 (40 cy HfO2 with 0.3 s H2O 
pulse) and sample 4 (40 cy HJ02 with 10 s H2O pulse) using VT? CP. 
Fig. 4.44 shows that the lifetime is similar for these two wafers. 
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Fig-4.44 Low voltage extrapolation of tBD for wafer 2 and 4 results in sufficient lifetime. No much 
effect of long water pulse on the lifetime. A power law extrapolation was used with exponent -22 
(sampler 2) and -27 (sample 4). Maximum operating voltage at 10 years is -0.6V for both wafers. 
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4.3.5.2 Evaluation of 2nm 50% HfSiON with Plasma Nitridation 
The device considered is a thin (EOT = 1.3 nm) Atomic Layer Deposition 
(ALD) HfSiO metal gate stacks. The stack was formed by an 03-based clean of the 
substrate surface, which resulted in a chemically grown oxide of about lnm ('IMEC 
clean'), followed by ALD of 2nm 50% HfSiO and plasma nitridation. The device used 
consists of n+/pwell and p*/nwell square gate capacitors not overlapping on field. The 
contacts are to poly on active. The capacitor consists of a7x7 µm2 poly square on 
active 
2nm 50% HfSiO with Plasma Nitridation 
1.84x10-4 
1.82 
Q 1.80 
1.78 
1.76 
Fig. 4.45 Gate current versus stress time for 2nm 50% HjSiO with plasma nitridation showing a soft 
breakdown followed by hard breakdown. 
Fig 4.45 shows the gate current versus stress time until a soft breakdown occurs 
followed by hard breakdown. There is no significant current increase due to 2-trap paths 
[Degra051 between soft and hard breakdown, the slope indicate that 3-trap path triggers 
soft and hard breakdown (Fig. 4.46). 
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Fig. 4.46 Time to breakdown tep distributions measured on 2nm 50% HfSiO with plasma nitridation 
for different stress voltage. Exponent beta ß-1.15 indicate that 3trap triggers soft and hard breakdown. 
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Fig. 4.47 Low voltage extrapolation of tBD for 2nm 50% HfSiO with plasma nitridation results in 
sufficient lifetime. A power law extrapolation was used with exponent -18. Maximum operating 
voltage at 10 years is -0. SV 
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Fig. 4.47 shows the lifetime extrapolation for 2nm 50% HfSiO, maximum 
operating voltage at 10 years is 0.7V 
4.3.5.3 Evaluation of 3nm 80% HfSiON with Plasma Nitridation 
The HfSiON considered here is 3nm 80% HfSiON with an EOT of 1.46nm and 
a plasma nitridation. Other process conditions are the same as those in section 4.3.5.2. 
3 nm 80% HfSiO with Plasma Nitridation 
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Fig. 4.48 Gate current versus stress time for 3nm 80% HfSiO with plasma nitridation showing the 
creation of conduction paths followed by hard breakdown. 
Fig. 4.48 shows the gate current versus stress time with some current jumps 
followed by hard breakdown. There is a significant current increase due to 2 trap paths 
contrary to the data shown in section 4.3.5.2 for 2nm 50% HfSiO. This result behave 
similar to Hf02 and 3-trap path triggers soft and hard breakdown (Fig 4.49) 
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Fig. 4.49 Time to breakdown tBD distributions measured on 3nm 80% HjSiO with plasma nitridation 
for different stress voltage. Exponent beta . 
8-1.25 indicate that 3trap triggers soft and hard 
breakdown. 
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Fig. 4.50 Low voltage extrapolation of tebfor 3nm 80% HJSiO with plasma nitridation. A power law 
extrapolation was used with exponent -29. Maximum operating voltage at 10 years is -1.1 V 
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Fig. 4.50 shows that the lifetime extrapolation for 3nm 80% HfSiO, maximum 
operating voltage at 10 years is 1.1 V 
4.3.5.4 Evaluation of 3nm 50% HfSiON with Thermal 
Nitridation 
The HfSiON considered here is 3nm 50% HfSiON with an EOT of 1.56nm and 
a thermal nitridation at 800°C. Other process conditions are the same as those in section 
4.3.5.2. 
3 nm 50% HfSiO with thermal nitridation (800°C NH3 ) 
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Fig. 4.51 Gate current versus stress time for 3nm 50% HJSIO with thermal Nitridation showing 
multiple soft breakdown followed by hard breakdown 
Fig. 4.51 shows the gate current versus stress time until soft breakdown occurs 
followed by hard breakdown, There is no significant current increase due to 2 trap paths 
contrary to the data shown in section 4.3.5.3 for 3nm 80% HfSiO. 3-trap path triggers 
soft and hard breakdown (Fig 4.52). 
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Fig. 4.52 Time to hard breakdown tHBD distributions measured on for different stress voltage. 
Exponent beta #-1.18 indicate that 3 traps triggers soft and hard breakdown 
Fig. 4.53 shows that the maximum operation voltage at 10 years is 1.1V. 
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Fig. 4.53 Low voltage extrapolation of tßDfor 3nm 50% Hf5iO with thermal Nitridation A power law 
extrapolation was used with exponent -30. Maximum operating voltage at 10 years is -1.1 V 
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TIME WN 
The most common methodology for reliability studies and lifetime predictions of 
MOS devices is to apply a constant voltage until the breakdown (BD) of the dielectric. 
We discussed in chapter 2 that dielectric breakdown in insulating layers under electrical 
stress occurs when stress-induced traps form a percolation path between anode and 
cathode [Degra981. The critical defect density necessary to form such a percolation path 
depends on the physical thickness of the dielectric, the capture cross-section of the traps 
and the device area [Degra98]. Several trap generation mechanisms, as anode hole 
injection [Chen86], neutral trap generation [Sune90], interface trap generation 
[DiMa93] and oxide charge trapping [Nigam99] were identified and subject of multiple 
studies [Stath971, [DiMa97], [Degra99]. 
The local degradation under CVS of ultra-thin SiON with poly-Si gate 
dielectrics can be classified into 3 main stages (Fig. 4.54) JKacz04J: in the beginning 
(stage I) the dielectric at this spot is defect free, until at the time t, the generation of a 
defect leads to the creation of a conductive path. It follows the phase of progressive 
wearout tPw (stage II). Due to the locally enhanced current, more defects are 
accumulated along the conduction path and as a result, the current further increases. At 
certain current levels the whole process will saturate (stage III), because series 
resistance limits the current. For lifetime estimations, however, stage III can be ignored. 
The description and modeling of the voltage dependence of t, and tpw is the actual task. 
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Fig. 4.54 In ultra-thin dielectrics with poly-Si gates the oxide degradation is a3 step process: I) the 
time to creation of a localized conduction path with leakage current Al; II) the progressive wearout 
of this path and eventually III) a saturation due to series resistance. 
When SiON is replaced with high-k dielectrics like HfSiON or SiON/HfO2 
stacks, the features of the degradation process remain and at least for HfSiON with 
poly-Si gates, reliability can still be guaranteed [Kau05]. 
Further reduction of the EOT requires the introduction of metal or Fully 
Silicided (FUSI) gates. With metal gates, we observe that the slow wearout process of 
breakdown spots has disappeared and is replaced by a systematic large current jump 
without any measurable transient. Different material combinations and thicknesses are 
investigated and show that large Al is a generally observed phenomenon with metal 
gates. These observations are consistent with earlier work on Si02 with tungsten gate by 
F. Palumbo et al. [Paulm041. 
Several dielectric/metal gate stacks with process conditions have been studied: 
SiON/TaN [Hens041, SiON/FUSI [Velos041, HfSiON/TaN, HfSiON/FUSI [Velos041, 
Zr02/TiN [Kau021 and Ht02/TaN [Schr051. The thickness of the dielectric ranged 
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from 0.8 nm EOT (Hf02/TaN) to 5.9 nm EOT (Zr02/TiN) and the Time-Dependent 
Dielectric Breakdown (TDDB) behaviour on various areas has been measured using 
Constant Voltage Stress (CVS) on nMOSFETs in inversion mode. 
A4II MR AIR dk as 
On all stacks with EOT <3 nm it is consistently observed an abrupt current 
increase in the order of 0.1-10 mA (Fig. 4.55) without any measurable transient or 
progressive wearout. Only on devices with an EOT >3 nm some features of trap 
creation and soft breakdown (SBD) are found before a final hard breakdown (HBD) is 
triggered. 
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Fig. 4.55 A typical set of I-t traces measured on HJOa/TaN transistors. No SBD or progressive BD is 
observed and after the creation of a conducting path the current immediately jumps to several mA. 
The findings indicate that the large Al is an inherent property of the breakdown 
process in dielectrics when combined with a metal gate. In particular, for some 
application the large Al will result in sudden device failure and if they persist at low 
voltage, this will seriously jeopardize the reliability of devices with metal gates as 
shown in Fig. 4.56. 
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Fig. 4.56 TDDB for one example stack (HJOjlTaN). Using the most optimistic log(tBa) vs. log(Vj 
JWu00J extrapolation a small margin is left At elevated temperature and further reduced thickness 
this margin is expected to disappear. 
In contrast to the case where progressive wearout dominates reliability [Kacz04l, 
[Kau05], area and percentile scaling are needed to predict reliability at low VG. 
Classical log(tBD) vs. VG extrapolation results in insufficient lifetime at operating VG. 
Using the more optimistic log(tBD) vs. log(VG) [WuOOI extrapolation a small margin is 
left. At elevated temperature and further reduced thickness this margin is expected to 
disappear. 
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In this chapter we applied the techniques described in chapter. 2 to investigate 
the trap generation in high-k metal gate dielectrics by using conventional and improved 
charge pumping. TDDB was used for the wafer level uniformity and for a reliable 
assessment of different wafers. The main conclusions of this chapter are: In section 
4.2.1 it is shown that by using amplitude sweep charge pumping the contribution from 
charging and discharging of bulk defect states becomes clearly evident and the charge 
per cycle strongly increases with increasing peak level and charging time. Furthermore 
a comparison for different gate electrode is studied with different channel length, the 
results shows that short channel shows low trap density independent of gate electrodes. 
In section 4.3.1 it is demonstrated that the Hf02 bulk trap density shows channel 
length dependence for fresh and degraded devices. Also, the time-to-hard-breakdown is 
channel length dependent. The numeric discrepancy between the channel length 
dependence of trap density and breakdown is consistently explained when trap 
generation and subsequent wear out are taken into account. This work also illustrates 
how extrapolating large area data to small area will lead to an underestimation of the 
reliability. 
Section 4.3.2 investigated traps by using the VT2CP, where the pulse low timing 
("discharging time") and high level timing ("charging time") is independently 
controlled. This allows separating the traps in the interfacial Si02 from the traps in the 
Hf02. The creation of new traps in both constituent layers are observed and this is 
proven by using the wafer level variation technique. 
In section 4.3.3 trap generation during stress was investigated, the results show 
that during degradation the increase of traps, both in the Si02 as well as in the H102, 
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follows a power law behavior as a function of time with an exponent -0.32 and -0.34 
respectively independent of stress voltage. The voltage acceleration of creation of Hf02 
traps (-30) is nearly identical of the TDDB (-27), confirming the earlier published model 
that TDDB occurs when the density of traps in the Hf02 reaches a critical value. VT2CP 
can accurately detect degradation down to a much lower voltage than the dielectric 
breakdown measurement range. Furthermore, only one stress experiment combined with 
VT2CP is sufficient to determine the degradation at a given voltage, while a TDDB test 
requires many measurements in order to construct an accurate distribution of failure 
times. The agreement between high voltage TDDB and low voltage VT2CP data is only 
obtained if a power law voltage acceleration is assumed and not if an exponential model 
is taken. The data therefore confirm that power law [12] describes the voltage 
acceleration of dielectric degradation more consistently than exponential models. 
In section 4.3.4 we used the VT2CP to investigate trap generation in different 
layer composition and thickness. The result shows: 
Low DSi02 and DjIg2 for HfSiO is obtained for 3,4 nm 80% Hf with plasma 
Nitridation and 50% Hf with thermal nitridation. 
When using plasma nitridation the % Hf content have to be increased to have 
low DS102 and DHfl02 . 
High DIT for 3,4 nm 50% Hf and 2 nm 80% Hf with plasma nitridation, similar 
to the 3nm Hf02. 
High Ds o2 and D1102 for thicker Hf02 
High DIT for thicker Hf02 and Low DIT for all 2nm Hf02 
Low DSiO2 and DNf02 is obtained for 2 nm with 10s water pulse without MG 
degas. 
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Section 4.3.5 evaluates the trap generation using TDDB and wafer level 
uniformity. It is shown that water pulse length in ALD has no effect on tBD value, but 
the deposition uniformity improves with 10 s water pulse length. HfSiO with 50 % Hf 
shows no significant leakage current increase before breakdown independent of 
nitridation technique and HfSiO with 80 % Hf shows leakage current increase before 
breakdown just as in pure Hf02. 
Section 4.4 is focused on hard breakdown. The findings indicate that the large 
Al is an inherent property of the breakdown process in dielectrics when the poly-Si gate 
is replaced with a metal gate and TDDB lifetime is consistently limited by an abrupt 
large current increase of several hundred µA 
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As the gate leakage current through SiON approaches an intolerable level, 
intensive efforts have been made to find an alternative gate dielectric for future CMOS 
technologies. The leading candidate is HfO2/SiO2 or Hf-silicates, which have higher 
dielectric constant (high-k) than SiON. For an electrically equivalent oxide thickness 
(EOT), high-k layers are physically thicker, resulting in smaller gate leakage current 
[Groes04J. When poly-si gate is used, the gate depletion is highly undesirable, since it 
contributes to EOT considerably [Groes041. The interaction between poly-si and Hf02 
is also problematic [Groes041, [Ma051. This is the main reason why metal gates have 
attracted a lot of attention recently [Groes04], [Rag031, [WangXO5]. Apart from the 
elimination of gate depletion, it has been reported that metal gates improve the electron 
mobility [ChauR041 and reduce the electron trapping, induced threshold voltage 
instability [MaO5], [WangX051. The question is how metal gates and the processing 
condition affect other device instabilities, such as positive charge formation in gate 
dielectric and the resultant threshold voltage, VTH, instability which is one major issue 
for future MOSFETs with Hf-based gate dielectrics. VTH instability has been studied 
intensively, but the attention was focused on nMOSFETs and there is little information 
for pMOSFETs. This chapter focuses on two effects, positive charge formation using 
different gate materials in nMOSFETs and an investigation of the VTH instability in 
pMOSFETs. 
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S2 IMPACT THE TE MAT RL POSITM 
To assess the impact of gate materials on positive charge formation, samples 
were prepared with either metal or n+-poly-si gates. The metal gate was prepared by 
PVD at 150°C and consists of a 10nm TaN layer capped by a 70nm TiN [6]. For 
convenience, this TaN/TiN gate will be referred to as `metal gate' hereafter. Hf 02 layer 
was prepared by ALCVD to a physical thickness of 4. Onm. Before Hf 02 deposition, 
there is a 0.4nm chemical oxide. To activate the dopant, a 1000°C anneal was used. The 
equivalent interfacial Si02 layer is around 0.9nm and the total EOT is 1.75 and 1.8nm 
for metal and poly-gated samples, respectively. The size of nMOSFETs used is 0.8µm 
in length and 10µm in width. The substrate is p-type silicon. 
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Fig. 5.1 Typical test procedure. Devices were first stressed under high electrical field. VG=3V gives an 
electrical field across the interfacial SiO2 layer of Esio2=11.5MV/cm. The electron trapping during the 
stress leads to a positive gate voltage shift, AVG. After the stress, a relatively low negative field of 
Esio2=-SMV/cm was applied to detrap electrons from the dielectric and allow the positive charges 
being measured from the negative AVG. The AVG was measured from the gate voltage shift in the 
subthreshold region of the transfer characteristics. 
Vk 4t }pi Ä'`:; k? ýN wCri: ' 
178 
CHAPTER 5 POSITIVE CHARGE AND VTH INSTABILITY 
To compare the positive charge formation in samples of different gates, it is 
desirable to stress them by the same gate bias and current. A gate bias of 3V was chosen 
for stressing devices, since it produces approximately the same gate current for both sets 
of samples. The corresponding electrical field across the interfacial Si02 layers, Esio2, is 
11.5MV/cm. The test procedure is shown in Fig. 5.1 
The trapped charges were monitored from the gate voltage shift OVG at a 
constant drain current of 10-7 A with a drain bias of 0.1V. During the stress at VG=3V, 
there is a positive gate voltage shift, OVg, because of the well-known electron trapping 
in Hf02 jGroes041, (MaO3], (ZhaoC051. To measure the positive charge after the stress, 
a relatively low negative electrical field of Esio2= -5MV/cm was applied for 1000sec, 
which is sufficiently long to detrap electrons from HiD2 and to reach a steady negative 
OVA. The AVG was measured from the shift of transfer characteristics in the 
subthreshold region. The measurement time is in the order of one second and we would 
like to point out that some positive charges close to the interface can be neutralized 
during this period. These lost charges will not be investigated here and we focus on how 
the gate material affects the positive charges that are not neutralized within one second. 
Our measurement shows that the effective area density of these surviving positive 
charges can be in the order of 1012 cm 2, which is considerable. 
We are now ready to compare the positive. charge formation in samples of 
different gates. Fig. 5.2 shows that the positive charge formation for metal gate is 
significantly higher. We speculate that the enhanced positive charge formation 
originates from a higher hydrogen concentration for the sample with metal gate. 
Fig. 5.3a shows that hydrogen can be located near the gate/dielectric interface. Under a 
positive gate bias, tunnelling electrons lose their energy near the gate interface and 
release these hydrogenous species. As hydrogen travels through the dielectric, positive 
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charges were formed, probably by trapping the proton on trivalent oxygen centers 
[Houssa05] 
0.5 
0.4 
S 0.3 
f 0.2 
0.1 
0 
Stress: Vg=+3V 
(ES102=1 1.5MV/cm) 
Metal-gate 
Poly-gate 
1018 1020 1022 
Ninj (cm-2) 
Fig. 5.2 Impact of gate materials on positive charge formation under positive gate bias stresses. The 
Ninj is the electron fluency during the stress. The positive charge formation with the metal gate is 
significantly higher than that with poly-si gate. 
H, 
H' 
(a) (b) 
Fig. 5.3 Schematic energy band diagrams for metal-gated samples under positive (a) and negative (b) 
gate bias stresses. It is assumed that hydrogen released from the anode dominates the positive charge 
formation and the hydrogen density near the TaN gate interface is higher than that near the substrate 
interface. 
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The support for this explanation is given below: 
Based on the above assumption, we can make two predictions. One is that 
positive charge formation will be insensitive to the gate material under a negative gate 
bias. This is because, as illustrated by Fig. 5.3b, hydrogen is released from the substrate 
interface under negative gate bias and the substrate interface should be similar for both 
types of gates. The other prediction is that there will be a gate polarity dependence for 
the positive charge formation with the metal gate, since the hydrogen concentration at 
the metal/dielectric interface is different from that at the dielectric/substrate interface, as 
shown in Figs. 5.3a&b. Fig. 5.4 confirms both predictions and supports our explanation 
strongly. 
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Fig. 5.4 Dependence of positive charge formation on gate bias polarity and gate materials. When 
stressed under negative gate bias of Esio2=-I1.5MV/cm, positive charge formation in metal gate is 
similar to that in poly-si gate. For the metal gate, positive charge formation under Esio2=-11.5MV/cm 
is significantly less than that under Esio2=+11.5MV/cm. 
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We do not know why hydrogen concentration is higher near the metal/dielectric 
interface. It is possible that this is caused by the material difference between metal and 
poly-si and there are more hydrogen traps near the metal/dielectric interface. It is also 
possible that metal was deposited at 150°C, but poly-si was prepared at 600°C. More 
hydrogenous species could be trapped in the device at lower temperature. This 
explanation is supported by two early observations. One is that Si-H will be dissociated 
and hydrogen will be released from the device when the temperature rises above 550°C, 
approximately IStes00]. This implies 600°C is not in favor of trapping hydrogen near 
Si/dielectric interface. The other observation is when metal gate (i. e. aluminum) was 
used in the early generation of MOSFETs, it is known that there were a large amount of 
hydrogenous species trapped in the device, resulting in the formation of positive charges 
[RohY93], [Tromb9l], [YoungD79],. [ZhangJ92] When aluminum was replaced by 
poly-si, hydrogen and positive charge formation reduce significantly [RohY93]. 
To further explore the connection between the positive charges observed for 
metal gate here with the positive charge reported for Si02, we compare their behaviour. 
In Si02, there can be two types of hydrogenous species: one is reactive and the other is 
not [ZhangJO11. Under a positive gate bias, the positive charge induced by the non- 
reactive hydrogen is driven towards the oxide/substrate interface, leading to AVG 
moving in the negative direction [ZhangJO1], [Mac00], [Vanh97]. In the opposite, the 
positive charge induced by reactive hydrogenous species, commonly known as 
anomalous positive charges (APCs), can be neutralized under a positive gate bias, 
resulting in AVG moving in the positive direction [RohY93], [Tromb9l], 
[YoungD79],. [ZhangJ92]. The APC is recharged when gate bias polarity is switched to 
negative [RohY93], [Tromb9l], [YoungD79], [ZhangJ92]. 
. 
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It is interesting to study which type the positive charge formed in Hf02/SiO2 
belongs to. [ZhangJO4], [ZhaoC041. In Fig. 5.5, we first check the effect of alternating 
gate bias polarity on fresh devices. The Esio2 chosen here is ±5MV/cm. The AVG is 
negligible under Esio2 = -5MV/cm, but a small positive OVG can be observed under 
Esio2 = +5MV/cm, which is caused by electron trapping [ZhaoC051 
0.4 
0.2 
o 
-0.2 
-0.4 
-0.6 
0 1000 2000 3000 4000 
Time (sec) 
Fig. 5.5 Behavior of positive charges formed in metal-gated HfO2/SiO2 stack under alternating gate 
bias polarities (Esio2=±5MV/cm). When Esio2=±5MV/cm was applied to afresh device, the symbol `0' 
shows that charging is negligible under Esio2=-SMV/cm, but some electron trapping occurs under 
Esio2=+5MV/cm, leading to a positive AVG. After a stress under VG=3.5V for an electron fluency of 
8.8 x 1012 CM-2 ,a 
large part of the formed positive charges can be repeatedly discharged under 
Esio2=+5MV/cm and recharged under Esio2=-5MV/cm. The symbol 'o' is the directly measured AVG. 
The symbol '' represents positive charges, after correcting the electron trapping effect. 
After stresses, the cyclic AVG is significantly enhanced. After correcting the 
electron trapping under Esio2=+5MV/cm, Fig. 5.5 shows that a large part of positive 
charges can be neutralized under positive gate bias and recharged under Vg<O. 
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This clearly shows that the positive charge formed in HfO2/SiO2 behaves 
similarly to the APC in Si02 
s3 Tumnow vourma mAuL. nv w vNKMM 
The commercial debut of the Hf-based high-k layers as gate dielectric has been 
held back by a number of issues, including low carrier mobility, interaction between 
gate and high-k layer, thermal instability, dielectric breakdown, and threshold voltage, 
VTH, instability [Groes04], [Ma051. For the VTH instability, attentions were focused on 
nMOSFETs [Ker03B], [Shan031, [Bers041, [Sim05], [ZhangJ061, [ZhaoC061. 
[Groes041, [Ma051. It is caused by electron trapping in the Hf02 and the dominant trap 
is `as-grown', rather than generated [ZhangJ061, [ZhaoC06]. The VTH instability of 
nMOSFETs can be suppressed in two ways: using Hf-silicates [Shan031 and reducing 
the thickness of Hf02 layers [Bers041, tSim051. 
There is little information on the VTH instability of pMOSFETs and the implicit 
assumption is that it is not important, since the electrons trapped in Hf02 can be 
efficiently detrapped under a negative gate bias [Sim05], [ZhangJ061. In this project it 
is shown that this is not true and positive charge formation can lead to considerable VTH 
instability for pMOSFETs. For the first time, it is found that the characters of VTH 
instability of pMOSFETs are different from those of nMOSFETs. In the following, a 
systematic investigation on the VTH instability in pMOSFETs is carried out. 
w" ebb*. a 
The pMOSFETs used has a 2nm Hf02 layer, prepared by the atomic layer 
deposition (ALD) with an interfacial layer nitrited in NH3 at 900°C for 60 sec. 
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The equivalent oxide thickness (EOT) is 1.13nm. The gate metal is TaN. A Inm 
Hf-silicate (30%SiO2) was also prepared and nitrided in NH3 at 800°C for 60sec, which 
gave an EOT of 1.3nm. To compare the features of Vm instability of pMOSFETs and 
nMOSFETs, nMOSFETs were prepared with a 4nm ALD Hf02 layer (EOT=1.75nm) or 
a 1.5nm Hf-silicate (77%SiO2, EOT=1.53nm) also nitrided at 800°C for 60sec in NH3. 
The channel length and width for both pMOSFETs and nMOSFETs is 0.25µm and 10 
µm, respectively. 
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Fig. 5.6 The instability of pMOSFETs. The inset shows the gate pulse applied. The transfer 
characteristics (TC) during the two edges of the pulse were recorded. The negative shift of the TC 
results from the positive charge formation in the gate dielectric. 
For nMOSFETs, it is known that the VTH instability is highly dynamic and can 
be substantially underestimated, if measured from the shift of the traditional quasi-dc 
transfer characteristics (ID-VG) [Ker03B], [Shan031, [ZhangJ061, [ZhaoC061. To 
suppress the recovery during the measurement, the pulsed ID--VG technique was 
developed, which can reduce the delay between the stress and the measurement to the 
,, 
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order of microseconds [Ker03B]. We will use this pulsed ID-VG technique here to 
assess the VTH instability of pMOSFETs. 
The pulse applied to the gate is shown in the inset of Fig. 5.6. Fig. 5.6 also gives 
the ID-VG during the two edges of the pulse recorded under a drain bias of -0.1 V. Like 
nMOSFETs, a `loop' can be seen for the two ID-VG, indicating positive charging in the 
dielectric stack during the period of tt0,. However, the similarity to nMOSFETs ends 
here and the important differences are addressed next 
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Fig. 5.7 Dependence of the measured threshold voltage instability, 4VTf1, on the measurement time. The 
measurement time is controlled by the pulse switching time, tfi shown in the inset of Fig. 5.6 Unlike 
nMOSFETs, the Vth instability of pMOSFETs is insensitive to. the measurement time. The solid lines 
are guides for the eye. 
Dependence on the measurement time: For the pulsed ID-VG technique, the 
delay between the stress and measurement is controlled by the second edge of the pulse, 
tf, in the inset of Fig. 5.6. Fig. 5.7 shows that the VTH instability of nMOSFETs decreases 
progressively as the measurement time increases. However, the VTH instability of 
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pMOSFETs is insensitive to the measurement time. This implies that the positive 
charges in pMOSFETs are more stable than the trapped electrons in nMOSFETs. 
Impact of using Hf-silicates: It has been reported that the VTH instability of 
nMOSFETs can be suppressed by using Hf-silicates [Shan031. This is also observed in 
our nMOSFETs in Fig. 5.8a. However, Fig. 5.8b shows that considerable VTH instability 
is present for the pMOSFETs with a sub-2nm nitrided Hf-silicate and the instability in 
pMOSFETs can be higher than that in nMOSFETs. To explore this difference, it is 
worth of examining the electron trapping and positive charging in pure Si02 or SiON. It 
is well known that as-grown electron traps are negligible in a modern MOSFET with 
Si02 or SiON [ZhangW021, [ChangMO6]. However, substantial amount of as-grown 
hole traps exist in Si02 or SiON [Stah93], [ZhangJO1A]. As a result, it is not surprising 
that adding Si to high-k layer is less effective for suppressing positive charging. 
Dependence on the stress gate voltage, Vcs: VGS is the gate voltage during the 
period of trop in Fig. 5.6. Fig. 5.8a shows that the VTH instability of nMOSFETs saturates 
at higher VGS. This is because, once all as-grown electron traps were filled, the VTH will 
not shift further for higher stress levels. Such a saturation behavior cannot be observed 
for pMOSFETs in Fig. 5.8b. 
Dependence on the carrier uency: Since saturation cannot be observed for the 
VTHH instability of pMOSFETs in Fig. 5.8b, it is possible that the defect responsible for 
the positive charging is created, rather than as-grown. If this is true, the positive 
charging should increase continuously with the fluency of carriers injected into the 
dielectric during the stress [ZhaoC05A]. To test this assumption, the VTH instability is 
plotted against the carrier fluency in Fig. 5.9. It is obvious that the VTH instability of 
pMOSFETs does not increase with the carrier fluency. This is against the assumption 
that the instability of pMOSFETs originates from new defects generated during stress. 
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In the following, some speculations will be given to explain why the instability of 
pMOSFETs does not saturate with increasing IVGsI and does not increase with carrier 
fluency 
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Fig. 5.8 Dependence of AVG, on the stress gate voltage and the impact of using Hf-silicates. Vos is the 
bias level during the period of t, op, as shown in Fig. 5.6. (a) nMOSFETs: dVrj1 saturates as VGS 
increases and the instability is negligible in the Hf-silicate. (b) pMOSFETs: 4VT» does not saturate 
with VG, s and considerable instability occurs in a sub-2nm Hf-silicate. 
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Fig. 5.9 Dependence of AVTjj on the carrier fluency injected into the gate dielectric, Ninj. Under a 
constant VGs, the dVTH of pMOSFETs is insensitive to N; j, but dVTHOf nMOSFETs increases with N,,, j. 
Each symbol represents results obtained at a given VGs. The open symbols represent pMOSFETs. The 
filled symbols and '+' and 'x' represent nMOSFETs. Vas and dVTH are negative for pMOSFETs and 
positive for nMOSFETs. The different N;,, at a given Vas was obtained by varying the time top shown in 
Fig. 5.6. The lines are guides for the eye. 
For the VTH instability of nMOSEFTs, the acceptor-like electron traps are 
initially neutral, since the flatband voltage is found to be insensitive to the dielectric 
thickness [Cart041. A trap has to capture an injected electron to be negatively charged. 
The higher carrier fluency causes the higher trapping, as is shown in Fig. 5.9. Here, once 
the energy of tunneling electrons is higher than the trap energy level, it is the carrier 
fluency that controls the VTH instability [ZhangJ06]. 
For the Vm instability of pMOSFETs, its insensitivity to carrier fluency 
suggests that the charging does not involve capturing injected carriers. We speculate 
that there are as-grown donor-like defects in the dielectric stack, as shown in Fig. 5.10. 
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interfacial layer 
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C 
(a} Vg=0 (b) Vg<O 
Fig. 5.10 A schematic illustration of the defect and physical process responsible for the AVT, f of 
pMOSFETs. Under VG=O, the donor-like defects are neutral (a). Under VG<O, electrons tunnel away, 
leaving positive charges in the dielectric. 
For a fresh device, these defects are neutral. Under a negative gate bias, their 
energy level rises above the bottom edge of silicon conduction band, Ec. The defect 
gives away its electron and becomes positively charged. The injected carriers are not 
needed here. The higher IVGSI, the more defects move above the Ec and consequently, 
the more positive charging. This explains the non-saturation of VTH instability of 
pMOSFETs as IVcsI increases. 
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In the previous section, it is shown that, for sub-2nm Hf-dielectrics, pMOSFETs 
can have more VTH instability than nMOSFETs. 
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In this section, the pulse ID-VG and Negative Bias Temperature Instability 
(NBTI) is used to consistently investigate and separate positive charging caused by as- 
grown traps from those by generated traps in pMOSFETs, 
Different samples are used and summarized in Fig. 5.11. Both Hf-silicates and 
Hf02 were prepared by ALD for pMOSFETs with TaN gate. NH3 anneal at 900°C for 
the interface was used for the Hf02 and a post deposition anneal in NH3 at 800°C for 
60s was carried out for Hf-silicate. The channel length and width is 0.25-1µm and 10 
µm, respectively. 
1 nm: 30%SiO2/70%HfO2 
40 ALD cycles Hf02 
Tý T. 
Starting: --O. 4nm chemical oxide 
EOT=1.13nm 
Vt, =O. 384, Vth=-0.757V 
EOT=1.3nm 
Vf, =0.36, Vth=-0.776V 
(a) Hf02. (b) Hf-silicate 
Fig. 5.11 Schematic energy band diagrams with key data for the dielectric stacks. 
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The pMOSFETs VTH instability discuss in the previous section is investigated in 
more details. The assumption made so far are that the as-grown traps cause the VTH 
instability of pMOSFETs. 
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In this section a systematic experiments are carry out to unambiguously 
understand if the Vm instability observed is only caused by as-grown traps. In Fig. 5.12, 
a gate pulse as shown in the inset is first applied to a fresh device and the obtained ID- 
VG curves during up and down ramp are represented by the solid curves. After the 
device was stressed at Vg=-2.5V for 104sec, the same gate pulse was applied again and 
the resultant ID-VG during up and down ramp are represented by the dotted curves. It is 
clear that two different effects can be seen: 1) the long stress leads to a shift of the loop 
and 2) the loop size remain the same and is not affected by stress. The different impact 
of the two types of instabilities on AVTH is illustrated in Fig 5.13. 
2.5 
2 
1.5 
v1 
0.5 
0 
Vg (V) 
Fig. 5.12 Separation of as-grown defects from the generated defects. As-grown VTH instability appears 
as a 'loop' (two solid curves) and the NBTI shifts the loop to the two dotted curves. 
Two types of VTH instability clearly exist:! ) as-grown defects for the loop and 2) 
generated defects for the shift of the loop. The negative shift of the whole loop after a 
long stress in Fig. 5.12 indicates that positive charges were generated during the stress. 
Unlike the as-grown donor-like defects which are neutralized under VG a 0, the created 
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positive charge, curve `C' in Fig. 5.12, responsible for NBTI can survive the 
neutralization when VG >_ 0 was applied. As a result the created positive charges can 
have higher energy levels (see Fig. 5.10), making them anti-neutralizing [ZhangJ041, 
[ZhaoC051. 
d 
0 
t<0.3sec 
As-grown Vth 
instability 
Vg<O 
LL 
V9 0 
Stress for 
104 sec 
Vg<O 
VgzO 
NBTI 
Time 
Fig. 5.13 A schematic illustration of the different impact of the two types of instabilities on AVTH 
To provide further evidence on the presence of two different types of defects, the 
same loop size was measured at different voltage and pulse timing. Fig. 5.14 shows that 
the size of the loop is not affected by the stress (VG = -3V) and Fig. 5.15 shows that the 
created defect leads to a shift of the loop. 
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Fig. 5.14 Separation of as-grown Vr11 instabilityfrom NBTI: Shows the loop size is not affected by the 
stress 
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Fig. 5.15 Separation of as-grown defects from the generated defects: As-grown defects dominate for 
time <0.3sec. The letter A, B, C, D refers to the inset in Fig. 5.12. 
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Fig. 5.16 shows the OVTH against NBTS time. Instead of following the same 
power law, a constant LWTH was observed for t<0.3sec. This behavior supports that 
there are two types of instabilities. The insensitivity of AVTH for t<0.3sec suggests that 
it originates from as-grown defects and will be referred to as `as-grown VTH instability'. 
This instability is similar to the so-called VTH-instability in nMOSFETs [Ker03B]. 
1 
As-grown 
As-grown + Vg=-2.5V 
Created 
g=-2V 
C. a esLo esa- 
p_ADýJa_A 
Vg=-1.75V 
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0.01 
Time=0.3sec 
10-5 10"2 101 104 
Time (sec) 
Fig. 5.16 Different dependence on stress time indifferent ranges of time for Hf02 at RT. 
When t>0.3sec, the continuing build-up of AVTH in Fig. 5.16 indicates that new 
defects are created and the increased part Of LVTH, can be evaluated by 
AVTHC-OVTH`AVTH(at t=0.3sec), (5.1) 
which is the traditional NBTI. 
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&S UWNCT ON ORRAMN VOLTAM 
In the previous session we have seen how we can separated the as-grown traps 
from the generated traps using Eq. 5.1. The same sample as described in Fig. 5.11 was 
used to evaluate the impact of V- instability on operation voltage 
AW AW A 
OVTH under different VG is plotted in Figs. 5.17a, b&c for room temperature 
(RT), 100°C and 150°C, respectively. 
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Fig. 5.17 VT!! instability under different VGfor Hf02. (a) Room temperature (RT). (b)100°C. (c) 150°C 
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Fig. 5.18 A comparison of VTH instability at different temperatures for Hf02. 
Fig. 5.18 compares OVTH for different temperature at VG = -1.25V for Hf02 
sample. If AVTH is to be limited at 50mV, the `lifetime' is plotted in Fig. 5.19. 
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Fig-5.19 Estimation of the maximum operation voltage for AVT < 50mV. 
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Based on the power law voltage acceleration [Wu00], the maximum operation 
voltage for a 10 years' lifetime, VG,,, ax, is estimated and the result is shown 
in Fig. 5.20. 
As a comparison, the VG,, estimated for a 0.9nm EOT Hf02 caused by breakdown 
reported at the IEDM-2005 [Degra051 is also given. The OVTH clearly imposes a lower 
VG,,, than the breakdown induced Vomax of 1.6V. 
1.7 
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1.3 
1.1 
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0.7 
0.5 
Breakdown [Degra051 
ý11ý 
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0mV OVth = -5 
:? 
O'ý 
0 50 100 150 200 
Temp. (°C) 
Fig. 5.20 A comparison of the maximum operation voltage, Va, , imposed by AVTH=-50mV and 
breakdown [Degra05] 
Since the VT}i instability of pMOSFETs can limit VG,,,,,, it is important to 
improve our understanding of it. The AVTH in Figs. 5.17a-c appears following a power 
law with a power factor independent of V0. This power factor is only 0.084 at RT and 
0.13 at 150°C, which is much lower that the typical 0.2-0.3 reported for NBTI. The 
OVTH includes contributions from both as-grown and generated defects. The instability 
induced by created defects alone as shown in previous section can be estimated by using 
Eq. 5.1. The results are plotted in Figs 5.21a, b&c for RT, 100°C and 150°C, respectively. 
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Fig. 5.21 The created VTH instability under different VG for Hf02 at (a) Room temperature (RT). (b) 
100°C. (c) 150°C 
After separating the total LVTH into as-grown VTH instability and NBTI, we can 
remove the effect of as-grown defects on NBTI kinetics. Figs. 5.21a, b&c show that 
generation kinetics of NBTI (OVTHC) alone for Hf02. The power factor is increased to 
0.24-0,28 for Hf02 agreeing with the expected value for NBTI. 
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Fig. 5.22 Estimation of the max. VGfor 10 years based on power law VV acceleration. 
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Fig. 5.23 Dependence of Vom on the allowed VTj1 instability. 
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It is interesting to estimate the V, induced by the created defects alone. 
Fig. 5.22 compares the lifetime for OVTHc = 5OmV and AVTH = 50mV. Fig. 5.23 shows 
the VG,,. dependence on the allowed L VTH or AV c. If AVTH <_ 20mV is required, 
AVG ! is only 0.75V, which is about the same as the threshold voltage 
&& 4k r4= -A- 
As described in the previous section for Hf02 on the separation of as-gown from 
the generated defects, the same experiment is carried out on Hf-silicate samples. OVTH 
under different Vg is plotted in Fig. 5.24 for room temperature (RT) as an example. 
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Fig. 5.24 VTjf instability under different VGfor the Hf-silicate at RT. 
Fig. 5.25 compares the VG. estimation, based on power law and exponential VG 
acceleration for Hf-silicate. The results of Hf02 are also given for comparison. 
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Fig. 5.25 A comparison of Vom estimation, based on power law and exponential VG acceleration 
It is shown that if an exponential VG acceleration is used, the estimated VGm is 
lower than that based on the power law VG acceleration. For the Hf-Silicate, VGm at 
RT is 1.25V, still lower than the breakdown induced Vom, shown in Fig. 5.20. The 
power factor is only 0.12 at RT, far from the NBTI value expected. 
After using Eq 5.1 the instability induced by created traps only is shown in 
Fig. 5.26 for the Hf-silicate. The power factor is increased to 0.28 agreeing with 
expected value for NBTI. If AVTH or OVTHC is to be limited at 50mV, the `lifetime' is 
plotted in Fig. 5.27 for the Hf-silicate samples. Based on the power law voltage 
acceleration [WuOOI the maximum VG for the silicate sample for a 10 years lifetime, 
VGn,, is approximately 1.25V for LVT 5 5OmV and 1.26V for AVmc<_ 5OmV. 
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Fig. 5.26 Generation kinetics of NBTI (dVind under different VGfor 2nm Hf-silicates annealed in NH3 
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Fig. 5.27 Estimation of the max operation voltage VG.,,,, for 10 years for Hf-silicate stacks, based on 
power law VG acceleration. 
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IL6 Imp * OF 
Vm is`ttr,,. 
Cif :' *EIWr N 
ALD VS WtOCVD 
Different samples are used and summarized in Fig. 5.28. Hf-silicates were 
prepared by both MOCVD and ALD for pMOSFETs with TaN gate. Two nitridation 
techniques were used: DPN and NH3 anneal. Reference samples without any anneal or 
with anneal in N2 were also investigated. The channel length and width is 0.25--1µm 
and 10 µm, respectively. 
Interf. Thick. (nm) %SiO2 / %Hf02 PDA CET [A] Vth [V] 
IMEC 2 MOCVD (45/55) N2,800 °C, 60 s 23.2 -0.59 
IMEC 2 MOCVD (45/55) 02,800 °C, 15 s 23.5 -0.63 
IMEC 2 MOCVD (45/55) DPN (52.5k]) + 800 °C N2 20.7 -0.6 
IMEC 2 MOCVD (30/70) NH3.800 °C, 605 21.7 -0.88 
IMEC 2 ALD (45/55) N21 800 °C, 60 s 24.8 -0.56 
IMEC 2 ALD (45/55) NH3,800 °C, 60 s 22.7 -0.52 
IMEC 2 ALD (45/55) DPN (52.5k]) + 800 *Cr 02 23 -0.56 
IMEC 2 ALD (45/55) No Nitridation 27.2 -0.76 
Fig. 5.28 Key data of ALD and MOCVD Hf-silicate stacks used in this work. 
To assess the impact of nitridation on VTH instability, the pulse ID-VG introduced 
in chapter 2 is used. Figs 5.29 & 5.30 clearly show that both DPN and NH3 anneal 
substantially enhance the instability of pMOSFETs with Hf-silicates, prepared by either 
MOCVD or ALD. The instability here is measured as the gate voltage difference art 
fixed drain current between ramp-up and ramp down I-V curve. The samples with 
anneal in N2 at the same temperature and the same anneal time do not show this high 
instability, which rules out that the instability is caused by a simple thermal effect. 
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Fig. 5.29 Impact of nitridation on the instability of pMOSFETs with 2nm MOCVD Hf-silicates with 
different processing condition. 
I 
ALD 
0.14 
0.12 
0.10 
0.08 
} 
0.06 
0.04 
0.02 
0.00 
"" DPN 
p.. NF{3 
N, 17 
A.. No Nitridation 
Pulse I,, -V,; 
VD. = -O. iV 
Tp, TF= 1Orns 
W=1Op9n, i_=li3f7ß 
v :ý :a 
1.0 1.5 2.0 2.5 " 3.0 3.5 
-VG [V] 
Fig. 5.30 Impact of nitridation on the instability ofpMOSFETs with 2nm ALD Hf-silicates with different 
processing conditions 
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The long term degradation of the threshold voltage, OVA, is shown in Fig. 5.31 
under different gate biases. It follows a power law well with a power factor insensitive 
to the gate bias. If IAVTHI is to be limited at 50mV, the `lifetime' is plotted in Fig. 5.32. 
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Fig. 5.31 VTR, instability under different VG for a 2nm MOCVD Hf-silicate, after annealing in NH3 at 
800°C for 60s. 
Based on an exponential VG acceleration, the maximum operation voltage for a 
10 years' lifetime is estimated. The nitridation of Hf-silicates can reduce the operation 
voltage by IV, as shown in Fig. 5.32. 
Figs. 5.33 and 5.34 shows a comparison of the VTH instability measured with 
pulsed ID-VG and NBTI for ALD and MOCVD samples respectively. For the case of 
NBTI the VT11 instability shown in the figures was measured after Is stress at each 
voltages and the parameter used was for the pulsed ID-VG are the same as described in 
Figs. 5.29 and 5.30. 
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Fig. 5.32 Impact of nitridation on the operation voltage for 10 years' lifetime with Ji VrHj 5OmV for 2nm 
Hf-silicates 
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Fig. 5.33 A comparison of the Vr« instabilityfor ALD Hf-silicate stacks with different processing condition 
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Fig. 5.34 A comparison of the VTH instability for MOCVD Hf-silicate stacks with different processing 
condition using pulsed I, rVG and NB TI generation after 1s of stress 
Figs. 5.35 and 5.36 shows a comparison of the VTH instability measured with 
pulsed In-Vt; and NBTI for ALD and MOCVD samples respectively. For the case of 
NBTI the Viii instability shown in the figures was measured after 4095s stress at each 
voltages and the parameter used was for the pulsed ID-VG are the same as described in 
Figs. 5.29 and 5.30. 
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Fig. 5.35 A comparison of the Vn, instability for ALD Hf-silicate stacks with different processing 
condition using pwtced In- VV and NB TI generation after 4095s of stress. 
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/ßg. 5.36 A comparison of the Vile instability for MOCVD Hf-silicate stacks with different processing 
condition using pulsed fir V(; and NBTI generation after 4095s of stress 
The AV,,, measured by the pulse 1D-VG is compared with the traditional NBTI 
measurement in Figs. 5.33 & 5.35 for ALD samples and in Figs. 5.34 & 5.36 for 
M(X'VD samples. For both sets of samples, it indeed shows that the VTH measured by 
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NBTI after is stress matches the pulsed Ir)-VG (Figs 5.33 & 5.34). A generation of 
defects after 4095sec stress enhances the AVTH for both ALD and MOCVD (Figs. 5.35 
& 5.36). This confirms that pulse ID-VG indeed scan the pre-existing traps rather that the 
generated. After a long time stress, the traps are created, confirming our early 
observation in section 5.4 and 5.5. 
stp I ton -o"Mato Vin 1014 10 "' 
The VnI instability in ALD pMOSFETs and nMOSFETs are elaborated by using 
different thickness variation of Hf02 and Hf-silicate composition, combined with 
different process conditions. The device used is 10µm width and 0.25µm length. The 
expenmcnt steps are as shown in Fig 5.37. Fig. 5.38 shows the VTtj instability for both 
pMO SFETs and nMOSFETs.: 
I Pulse 10 -V 3 
I Pulse base level = +/-1V 
Pulse top level S +1-3V > Stop 
NO 
L vs. V, 
A 
Fig 5.37 Schematic flow diagram for Pulse ! U-VG to monitor the VT, 1 instability for nMOSFETs and 
pM0SF F'T. + 
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A pulse is applied at the gate by keeping the base level fixed at IV and 
increasing the top level from -0.1V to -3V. The AVm shown in Fig. 5.38 is taken 
for 
both pMOSFETs and nMOSFETs when the top level of the pulse is at -2.5V. As a 
reference the Vm instability of a SiON is shown. 
From the comparisons in Fig. 5.38, the main conclusions are: 
1. NH3 nitridation for pMOSFETs show high VTH instability for 2m Hf02 than 
nMOSFET. 
2. High percentage of Hf content (80%) combine with NH3 nitridation rise to high 
V nI instability for pMOSFETs compare to nMOSFETs. 
3. Only low Hf content (50%) and plasma nitridation shows less or similar VTH 
instability for pMOSFETs compared with nMOSFET. 
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Fig. 5.38 An investigation of the Vn, instability for different process and thickness of Hf02 and Hf 
content for nMOSFETs and pMOSFETs using pulse ID-VG. The VTH shift is calculated when the top 
level of the pulse is 2.5V (nMOSFETs case) or -2.5V (pMOSFETs case) 
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In this chapter, we systematically investigated the V instability and positive 
charge generation in pMOSFETs and compared it with that of nMOSFETs. This 
research shows that using metal gate material can induce more positive charge in 
nMOSFETs. Depending on the processing condition and the composition of the high-k 
layer, more Vni instability can be found for pMOSFETs than for nMOSFETs. The main 
points are summarized below: 
Section 5.2 investigates the impact of the gate material on the positive charge 
formation in HR)2/SiO2 nMOSFETs stacks. It is found that using metal gate, the 
positive charge generation after stressing under positive gate bias are significantly high 
than in poly-si gate. However, the positive charging is similar for the two types of gates, 
when stressed under negative gate bias. A strong gate bias polarity dependence was 
observed for positive charge formation in metal-gated samples, but not for poly-gated 
devices. These phenomena are explained by assuming that hydrogen release from the 
anode during stress dominates the positive charge formation and there are more 
hydrogenous species at the metal/dielectric interface. A large portion of the positive 
charges in Hf02/SiO2 stacks can be repeatedly neutralized and then recharged by 
alternating gate bias polarity, similar to the anomalous positive charges created in a 
single Si02 layer. 
Section 5.3 investigates the threshold voltage, VTH, instability of pMOSFETs 
with Iif-based dielectrics. It is found that substantial VTH instability can occur in 
pMOSFETs. For a Hf02/nitrided interfacial layer stack with an EOT of 1.13nm, a 
negative shift of VTF1 up to 0.4V is observed. For the first time, it is found that the 
characters of VTFI instability of pMOSFETs are different from those of nMOSFETs in 
several aspects. The measured V instability reduces significantly as the measurement 
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time increases for nMOSFETs, but not for pMOSFETs. As the magnitude of stress gate 
voltage increases, the instability saturates for nMOSFETs, while not for pMOSFETs. 
The carrier fluency can control the instability of nMOSFETs, but not that of 
pMOSFETs. It is speculated that the VTH instability of pMOSFETs originates from 
donor-like as-grown defects, whose charging does not involve injected carriers, in 
contrast with the electron trapping in nMOSFETs. Using Hf-silicates is less effective in 
suppressing the instability of pMOSFETs and it can be higher than that of nMOSFETs 
for a sub-2nm nitrided layer. Process optimization will be needed to suppress the 
instability of pMOSFETs. 
Section 5.4 separated as-grown traps from generated traps using Pulsed ID-VG 
and NI3T1. It is found for the first time, that nitridation introduces two different types of 
defects, Icading to two types of instabilities with distinctive characteristics for 
pMOSF ETs, as-grown and generated instabilities. To match the power factor to the 
NBTI, separation between as-grown and generated traps is needed. Furthermore for an 
F, 01' around I nm this work shows that V111 instability of pMOSFETs is more severe 
than that of nMOSFETs. 
Section 5.5 shows that the V-rig instability of pMOSFETs can become a potential 
limiting factor for the operation voltage. Also note that this work clearly shows that 
nitridation cif' I if-based dielectrics significantly enhances the instability and substantially 
rcducc the operation voltage of pMOSFETs. 
Section 5.6 investigates the V nI instability in ALD and MOCVD pMOSFETs. It 
is found that nitridation enhances the V-m instability for both ALD and MOCVD. 
Further comparison between NBTI and as-grown instability shows that the pulsed ID-VG 
capture the pre-existing traps, which matches well with the NBTI data after Is stress. 
New traps are created after long stress. An investigation on the VTH instability with 
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different thickness and composition of ALD Hf-silicates and ALD Hf02 with different 
post deposition anneals is also performed. The result shows that larger AVTH is observed 
for 2nm Hf02 and 2,3 nm 80% HfSiO for pMOSFETs with NH3 nitridation, when 
compared with the AV-nj of nMOSFETs. Smaller or similar OVTHis observed for 2,3 
nm 50% HfSiO for pMOSFETs, when compared with the LVm of nMOSFETs. 
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C1 CoHduSM 
This thesis addressed the pre-existing and generated defects in Si02/ high-k 
dielectrics. It was consequently investigate the characterization of as grown electrons 
traps, the generated electron traps, breakdown and finally the positive charge formation 
in nMOSFETs and pMOSFETs. 
The main conclusions and contributions are summarized as follows: 
W CMClrý1S * e ra 's K* 
The issues addressed in chapter 3 were on the properties and dynamic behaviour, 
the location, capture cross sections, and trapping kinetics of as grown electron traps in 
Hf0 2/SiO2 and Hfb2 / HfSiO. The contributions are: 
The traditional DC l Vc; substantially underestimates the trapping, because of 
detrapping during the measurement. The trap-assisted conduction, which is responsible 
for SILC and the thermally enhanced current, contributes little to trapping. 
On the location, it is ruled out that the traps are piled up at the Hf02/HfSiO 
interface. A uniform distribution throughout Hf02 layer does not agree with the test data, 
either. The results presented in this project support that trapping is negligible in the 
region around 1.3-1.8nm near to one or both ends of the Hf02 layer, when compared 
with the trapping in the central region of Hf02. 
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On the capture cross sections of as-grown electron traps in Hf02 layer and 
trapping kinetics. The results presented support the trapping model with two well 
separated discrete capture cross sections, rather than a continuous distribution, 
indicating the presence of two different types of as-grown electron traps. The extracted 
values are in the order of 10-1°cm2 and 10-'6cm2, respectively. For a 4nm ALD Hf02 
layer, the effective trap density is around 5.3x1012cm-2 and 1.1x1013cm 2 for the larger 
and smaller traps, respectively. These densities are typical values for 4nm Hfb2 layers 
prepared by ALD and MOCVD techniques, but trap density can vary substantially for 
HfD2 fabricated by other techniques, such as PVD. In contrast, it is found that the 
capture cross section is insensitive to the fabrication technique. 
CIA L -I-2 I L-- ok *a 
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The issues addressed in chapter 4 were on the generation of traps in fresh and 
degraded device and a reliability characterization of different process. The contributions 
arc 
Using amplitude sweep charge pumping the contribution from charging and 
discharging of bulk defect states becomes clearly evident and the charge per cycle 
strongly increases with increasing peak level and charging time. Furthermore a 
comparison of different gate electrode is studied with different channel length, the 
results shows that short channel shows low trap density independent of gate electrodes. 
Using frequency sweep charge pumping we demonstrated that the Hf02 bulk 
trap density indeed shows channel length dependence for fresh and degraded devices 
and the time-to-hard-breakdown is channel length dependent. The numeric discrepancy 
between the channel length dependence of trap density and breakdown is consistently 
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explained when trap generation and subsequent wear out are taken into account. Further 
we develop the applicability of frequency sweep charge pumping , where the pulse 
low 
timing ("discharging time") and high level timing ("charging time") is independently 
controlled to investigate the trap generation in Si02 and Hf02. Using this so called 
Variable Tcharge Tdischarge charge pumping (VT2CP) technique we are able to separate the 
traps in the interfacial Si02 from the traps in the Hf02. The separation of the scanned 
traps between the Si02 (Dsio2) and Ht02 (DHfO2) was confirmed by using the wafer 
level variation technique. 
VT2CP was used to investigate the trap generation during stress, the results show 
that during degradation the increase of traps, both in the Si02 as well as in the Hf02, 
follows a power law behavior as a function of time with an exponent -0.32 and -0.34 
respectively independent of stress voltage. The voltage acceleration of creation of Hf02 
traps (-30) is nearly identical of the TDDB (-27). This technique shows that we can 
accurately detect degradation down to a much lower voltage than the dielectric 
breakdown measurement range and only one stress experiment combined with VTZCP is 
sufficient to determine the degradation at a given voltage, while a TDDB test requires 
many measurements in order to construct an accurate distribution of failure times. 
Using the VTZCP the trap generation in Si02 and Hf02 and the interface traps 
DIT was investigated with different percentage combination of Hf and thickness, the 
results shows in one hand that plasma nitridation combine with high % Hf content and 2 
nm H102 with l Os water pulse without MG degas gives low DSi02 and DHIO2 and in the 
other hand the lowest DIT is obtained with 2nm Hf02. 
TDDB has proven to be a good reliability tools for high-k devices, it is shown 
that water pulse length in ALD has no effect on tBD value, but the deposition uniformity 
improves with 10 s water pulse length. HfSiO with 50 % Hf shows no significant 
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leakage current increase before breakdown independent of nitridation technique and 
HfSiO with 80 % Hf shows leakage current increase before breakdown just as in pure 
Hf02. that 
Using TDDB a new phenomena of breakdown is shown "hard breakdown" The 
findings indicate that the large current jump Al is an inherent property of the breakdown 
process in dielectrics when combined with a metal gate. Finally it is concludes that 
when the poly-Si gate is replaced with a metal gate, TDDB lifetime is consistently 
limited by an abrupt large current increase of several hundred µA. The occurrence of 
those large Al is a potential limitation for the reliability of metal gate devices. 
Ah shbA6- 
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The issues addressed in chapter 5 were on the positive charge generation in 
pMOSFETs compared to nMOSFETs and a systematically investigation on the VTH 
instability. This research shows that using metal gate material can induce more positive 
charge in nMOSFETs. Depending on the processing condition and the composition of 
the high-k layer, more VTH instability can be found for pMOSFETs than for nMOSFETs. 
The main contributions are summarized below: 
It is found that using metal gate, the positive charge generation after stressing 
under positive gate bias are significantly high than in poly-si gate in HfO2/SiO2 
nMOSFETs sta. However, the positive charging is similar for the two types of gates, 
when stressed under negative gate bias. A strong gate bias polarity dependence was 
observed for positive charge formation in metal-gated samples, but not for poly-gated 
devices. These phenomena are explained by assuming that hydrogen release from the 
anode during stress dominates the positive charge formation and there are more 
hydrogenous species at the metal/dielectric interface. A large portion of the positive 
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charges in Hf02/SiO2 stacks can be repeatedly neutralized and then recharged by 
alternating gate bias polarity, similar to the anomalous positive charges created in a 
single Si02 layer. 
It is found that substantial VTH instability can occur in pMOSFETs. For a 
W02/nitrided interfacial layer stack with an EOT of 1.13nm, a negative shift of VTH up 
to 0.4V is observed. For the first time, it is found that the characters of VTH instability of 
pMOSFETs are different from those of nMOSFETs in several aspects. The measured 
VTH instability reduces significantly as the measurement time increases for nMOSFETs, 
but not for pMOSFETs. As the magnitude of stress gate voltage increases, the instability 
saturates for nMOSFETs, while not for pMOSFETs. The carrier fluency can control the 
instability of nMOSFETs, but not that of pMOSFETs. It is speculated that the VTH 
instability of pMOSFETs originates from donor-like as-grown defects, whose charging 
does not involve injected carriers, in contrast with the electron trapping in nMOSFETs. 
Using Hf-silicates is less effective in suppressing the instability of pMOSFETs and it 
can be higher than that of nMOSFETs for a sub-2nm nitrided layer. Process 
optimization will be needed to suppress the instability of pMOSFETs. 
Pulsed ID-VG and Negative Bias Temperature Instability "NBTI" were used to 
separate as-grown traps from generated traps. It is found for the first time, that 
nitridation introduces two different types of defects, leading to two types of instabilities 
with distinctive characteristics for pMOSFETs, as-grown and generated instabilities. To 
match the power factor to the NBTI, separation between as-grown and generated traps is 
needed. Furthermore for an EOT around I nm this work shows that VTH instability of 
pMOSFETs is more severe than that of nMOSFETs and can become a potential limiting 
factor for the operation voltage. Also note that this work clearly shows that nitridation 
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of Hf-based dielectrics significantly enhances the instability and substantially reduce the 
operation voltage of pMOSFETs. 
Finally is shown that nitridation enhances the VTH instability for both ALD and 
MOCVD. Further comparison between NBTI and as-grown instability shows that the 
pulsed ID-VG capture the pre-existing traps, which matches well with the NBTI data 
after 1s stress. New traps are created after long stress. An investigation on the VTH 
instability with different thickness and composition of ALD Hf-silicates and ALD Hf02 
with different post deposition anneals is also performed. The result shows that larger 
AVTH is observed for 2nm Hf02 and 2,3 nm 80% HfSiO for pMOSFETs with NH3 
nitridation, when compared with the AVTH of nMOSFETs. Smaller or similar OVTH is 
observed for 2,3 nm 50% HfSiO for pMOSFETs, when compared with the LVTH of 
nMOSFETs. 
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In order to successfully integrate high-k materials into future CMOS 
technologies, strong improvements in the device performance (carrier mobility) and the 
charge trapping (VT-instability) behaviour are required. The improvements may come 
from varying the deposition process, the deposition temperature and possibly the post- 
deposition treatment. Nitrogen and silicon incorporation into the high-k dielectric may 
improve the stability and performance of CMOS devices. 
Despite the efforts in this project and many previous works, the understanding of 
the defect is limited at present. A lot of work remains to be carried out to achieve a full 
understanding of the defects in Hf-dielectric. A full understanding will lay the 
foundation for controlling the device instability of future MOSFETs. Suggestions for 
the future work are given below: 
LWÄ . ýtMTN 
On electron trapping and trap generation, we showed in chapter 3 that, under 
positive gate bias, a large amount of electron traps could be created in the bulk of Hf- 
dielectrics. Future work should investigate the generation in the stack under negative 
gate bias. The present study is based on the VT2CP technique, but the scanning depth 
has not been quantitatively known yet. It is hoped that a modeling of the results in the 
future can determine the scanning depth in the high-k layer. The present understanding 
on the properties of electron traps is still poor. For example, there is little information 
on their microscopic structure. A systematic comparison with the electron trap reported 
for SiO2 is also missing. 
The VT2CP technique has been proven to be a good reliability tool when the 
breakdown-induced lifetime is assessed, compared with the TDDB method. Further 
6o2 221 
CHAPTER 6 CONCLUSIONS AND FUTURE WORK 
investigation can be carried out for the impact on trap generation by different gate 
materials and deposition techniques (i. e Fully Silicide , 
ALD TiN, PVD TiN, ALD TaN, 
PVD TaN ), different process conditions, and different thickness of the interfacial and 
the high-k layers. 
VIM flAO ANDULP N 
On the V instability of pMOSFETs, it is shown that nitridation can have a 
large impact on the instability, when compared with nMOSFETs. Future work can 
probe this defect by using the newly developed VTZCP technique and estimate its 
location. The questions to be answered include if it is located at the interface or in the 
high-k layer, whether there is a difference in the location for pre-existing and generated 
defects, and how this instability depends on the N incorporation in the dielectric. On the 
impact of nitrogen, different nitridation techniques can be adopted to change the 
nitrogen profile in the film. For example, it is expected that the nitridation by NH3 
anneal leads to a pile-up of nitrogen at the interface, while plasma nitridation will not. 
Research should be carried out on the correlation between the nitrogen distribution and 
the positive charging and how to optimize the nitrogen profile in the gate stack. 
Work should also be carried out on the nature and properties of defects 
responsible for the positive charging. The relation between the observed positive 
charging and hole trapping needs exploring. Unlike electron traps, there is little 
information on the energy level on the positive charging defect at present. Like electron 
traps, the microscopic structure of hole traps is not known. Investigation should also be 
carried out on the relation between the built-in hole traps and the bias temperature 
instability and their impact on the lifetime of pMOSFETs 
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Hf-based dielectric layers with EOT<lnm are actively investigated for 22nm 
node and beyond. EOT scalability of these films is simultaneously achieved by 
reducing the high-k thickness as well as optimizing the N-profile in the thin film. The 
hole traps depend on the nitrogen profile and the metal gate chemistry and deposition. 
Furthermore, since Hf-based compounds and metal gate are very sensitive to oxygen 
sources, the scalability and chemical stability has to be guaranteed for short channel 
lengths used in future CMOS technologies. 
When the channel length is below 100nm, leakage current leads to an unreliable 
extraction of trap density if charge pumping is used. A good contribution will be to find 
out a model for correcting this leakage current. This will allow using the VTZCP to 
probe either electron traps or hole traps for short channel length and investigate how 
these defects affect device lifetime. Such a systematic investigation on device instability 
will assist process optimization. 
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